Reasoning with Weak Memory An Introduction

Susmit Sarkar

University of St Andrews

SPLV: July 2022

Memory: a basic abstraction

Ever since von Neumann/Turing (arguably even Babbage):







Another old idea: Multiprocessors

Parallel hardware/concurrent programs

Another old idea: Multiprocessors

Parallel hardware/concurrent programs

BURROUGHS D825, 1962



Picture credit: Burroughs Corporation

Outstanding features include truly modular hardware with parallel processing throughout.

FUTURE PLANS

The complement of compiling languages is to be expanded.

For variety of reasons, shared memory multiprocessors are now everywhere

Different threads communicate via shared memory

Aside: Message-passing hardware explored, but not mainstream

Key Question: What view does each thread have of shared memory?

...the result of any execution is the same as if the operations of all the processors were executed in some sequential order, respecting the order specified by the program.

[Lamport, 1979]



Sequential Consistency



- Traditional assumption (concurrent algorithms, semantics, verification): Sequential Consistency (SC)
- Implies: can use interleaving semantics
- Note: Optimisations allowed, as long as results "as if" linear order

Sequential Consistency



- Traditional assumption (concurrent algorithms, semantics, verification): Sequential Consistency (SC)
- Implies: can use interleaving semantics
- Note: Optimisations allowed, as long as results "as if" linear order
- False on modern (since 1972) multiprocessors, *or* with optimizing compilers

Not since IBM System 370/158MP (1972)

.....Nor in x86, ARM, POWER, RISC-V, SPARC, or Itanium, ...

.....Nor in C, C++, Java, JavaScript, ...

At heart of mutual exclusion algorithm (Dekker's, Peterson's) there is usually code like:

SE; $t1wants = FALSE;$
Thread 1
t1wants = TRUE;
<pre>if (NOT tOwants) { {CRITICAL2 };</pre>

• Does it work?

Example: Mutual Exclusion Litmus Test

Distilling that example

Initially: $x = 0;$	y = 0;	
Thread 0	Thread 1	
x := 1; r ₀ := y;	y := 1; r ₁ := x;	
Finally: $r_0 = 0 \land r_1 = 0$??		

• Forbidden on SC (no interleaving allows that result)

We use the litmus7 tool (diy.inria.fr, Alglave and Maranget) SB.litmus

Test Results

```
$ litmus7 SB.litmus
[...]
Histogram (4 states)
14
*>0:rax=0; 1:rax=0;
499983:>0:rax=1; 1:rax=0;
499949:>0:rax=0; 1:rax=1;
54
:>0:rax=1; 1:rax=1;
[...]
Observation SB Sometimes 14 999986
[...]
```

14 in 1e6 (Intel Core i7)

Test Results

```
$ litmus7 SB.litmus
[...]
Histogram (4 states)
7136481
:> 0:X2=0; 1:X2=0;
596513783:> 0:X2=0; 1:X2=1;
596513170:> 0:X2=1; 1:X2=0;
36566
:> 0:X2=1; 1:X2=1;
[...]
Observation SB Sometimes 7136481 1193063519
[...]
```

```
7e6 in 1.2e9 on Apple A10 (iPhone7)
```

Multiprocessors (and compilers) incorporate many

performance optimisations

(local store buffers, cache hierarchies, speculative execution, common subexpression elimination, hoisting code above loops, ...)

These are:

- unobservable by single-threaded code;
- sometimes observable by concurrent (multi-threaded) code

Multiprocessors (and compilers) incorporate many



- Real memory consistency models are **subtle**
- Real memory consistency models differ between architectures
- Real memory consistency models differ between languages
- Real memory consistency models make SC concurrent reasoning unsound

Research Opportunity!

Kernel Traffic #47 For 20 Dec 1999

1. spin_unlock() Optimization On latel

20 Nov 1999 - 7 Dec 1999 (143 posts) Archive Link- "proceedings optimization (1961)"

Topice <u>Bills Frankfill</u> <u>SMP</u> People Linux Torvalde, Jeff V. Merkey, Frick Boleyn, <u>Manfred</u> Spraul. Peter Surgerban, Japo Molege

Matched Sprand thought hard found a way to shave upin justicely it down from about 22 tarks for the "tack, hard 80,00° ann code, b 1 down from about 22 tarks for the "tack, hard 80,00° ann code, b 1 tack, and 100° and 100° and 100° and 100° and 100° and 100° tack, and 100° and 100° and 100° and 100° and 100° and tack, and 100° and 100° and 100° and 100° and 100° and tack, and 100° and 100° and 100° and 100° and 100° and tack and 100° and 100° and 100° and 100° and 100° and previously list Linux Turvalds poured cold water on the whole thing, anyong

It daes NOT WORK

Let the FreitSD people use it, and let them get faster timings. They will crash, executally.

The window may be small, but if you do this, then suddenly spinlocks aren't cellable any more.

The issue is not writes being issued in-order (although all the intel CPU heals warm you NOT to assume that in-order write behaviour - I bet it won't be the case in the long run).

The issue is that you _have _ to have a serializing instruction in order to make sure that the processor doesn't re-order things around the unlock.

For example, with a simple write, the CPU can legally

a = 0.

and it returns "1", which is wrong for any working spinlock.

Unlikely? Yes, definitely. Something we are willing to live with as a potential long in any real kernel? Definitely net.

Matched algorish that according to the Particus Processor Fundy Developer Nama, Vill, Chapfer 12: Statemay Associate Orientz, no. Neurophysics (Nama), Vill, Chapfer 12: Statemay Associate Orientz, no. In Production and Chapfer and Chapfer and Chapfer and Chapfer Developer and Chapfer and Chapfer and Chapfer and Chapfer Witters appears in collect." We concluded from this that the second CPU and conclusion the parameters of the Chapfer and Chapfer 12: State and Chapfer and Chapfer and Chapfer and Chapfer and Chapfer 12: State and Chapfer and

A Pentium is a in-order machine, without any of the interesting speculation wit reads etc. So on a Pentium you'll never see the problem.

But a Pentium is also very uninteresting from a SMP standpoint these days. It's just too weak with too little per-CPU cache etc..

This is only the PPro has the MTRR's - exactly to let the core do speculation (a Prestian doesn't need MTRR's, as it wan't re-order anything external to the CPU anyway, and in fast wan't even re-order things internally).

jeff V. Merkey added-

What Linus says here is correct for PPus and shows. Using a new instruction to unlock does work fine on a diff or Portland SMP optem, but as of the PPu, this was no longer the case, though the window is so instantesimally could, must kernele due that it (Netware 4/5 once this method but it's opticies waterstand this and the code is invittee to handle it. The most christian

delay a read that happened inside the critical region (maybe it mixed a cache line), and get a stale value for any of the reads that _should_ have been serialized by the contained.

Note that I actually thought this was a legal optimization, and for a while I had this in the kernel. It crashed. In random ways.

Note that the fact that it does not crash new is quite possibly because of either

 we have a list loss construction on our splaticity three days. That single hidd the problem, horizonise the symbolic, will be fine (the cache coherency ettil measure that the opticals: thread? usels fine - it's just that it no longer works reliably as an exclusion thing?
 the window is possibility only you call, and you have to be window is possibility only you of the source of have to be window is possibility on the source of the source have to be window is possibility on the source of the source have to be window is possibility on the source of the source of have to be window is possibility on the source of the source of have to be window is possibility on the source of the source of here of the source of th

I might be proven wrong, but I don't think I am.

Note that another thing is that yes, "htcl" may be the wave possible thing to use for this, and you might test whether a simpler "sorv-using" might be better - it's still originate the second is is locked, but it should be the merian 12 system that hatd always serves in wate on originating instructions rather than 22 cycles.

Elsewhere, he gave a potential (though unlikely) exploit

As a completely made up example (which will probably never show the problem in real life, has is instruction a an example), imaging remains the following test in a loop on multiple CPUs

int text (include) only

static in a / * preteried by quidesk */ in b; qin(ant); a b

aberrant behavior was that cache inconsistencies would occur randomly. PPro uses lock to signal that the piplines are no imper invalid and the buffers chould be blown out.

I have seen the behavior Linux describes on a hardware analyses, BUT ONLY ON SYSTEMS TRATEWISK PPRO AND ABOVE. I guests the SiSD projek meant still be on objec Protium hardware and that's why they don't knew this can hits in some cores.

Frich Buleys, an Architect in an IA32 development group at latel, also replied to Linux, pointing out a possible misconception in his proposed exhibit. Remarking the code Linux tootted. Firth realed-

It will always return 0. You don't need "spin_unlock()" to be serializing.

The only thing you need is to make cure there is a chure in "spin, unlock!)", and that is kind of true by the fact that you're changing comething to be observable on other processors.

The reason for this is that stores can only possibly be shoreced when all prior instructions have retired (i.e., the store is not used southed of the processor until it is committed state, and the earlier instructions are already committed by that times, to the any leads, stores, et: also lately have to have completed first, cache-miss or not.

He west o

Since the instructions for the stars in the spin_unleck have to have been externally observed for spin_lock to be aquired (prevaning a correct) functioning quinkols, of courses), then the earlier instructions to set "h" to the value of "a base to have completed ford.

In general, 13.32 is Processor Ordered for cacheable accessor. Speculation desurt affect this, Also, stores are not observed speculatively on other processors.

There was a long clarification discussion, resulting in a complete

40) 40) 6 - 4) 6 - 4) 9 - 6)

New, ORVEOUSLY the abave always has to return 0, right? All accesses to "a" are inside the quinkick, and we always out it to area before we read it into "b" and return it. So if we EVER returned anything else, the quinkick would obtained be completely broken, wouldn't you any?

And yee, the above CAN return 1 with the proposed optimization. I doubt yee can make it do so in real life, hot by, aid another access to another variable in the same cache line that is accessed through another opticals (to go i cache-line pixely-pose) and throug effects), and I coopert you can make it happen even with a single summer line line.

The reason it can return 1 quite legally is that your new "spin unlock()" icont ortidizing any more, so there is very little effective ordering between the two actions

which we have

as they access completely different data (ie no data dependencies in right). So what you could end up doing is contrained to

CPU#1 CPU#2 h = a₁/* cache miss, sor'll delay this...*/ spin_unlock()₁

spin_lock = 1; /* cache miss satisfied, the "a" line is bouncing boik and forth "/ hours the when 1

ternoround by Linu

Everyloody has convinced me that yes, the lattel codering rules j.re, strong reacogli that all of this really is legal, and that's what I wanted. For gatters name explanations far why sortilization (as opposed is just the simple locked access) is required for the lackly side but not the underk() ode, and that lack of symmetry was what bettered use the most.

Officer made a strong case that the lack of symmetry can be adequately explained by just simply the lack of symmetry wit speculation of reads so writes. I feel confectable again.

Thanks, guys, we'll be that much faster due to this.

Eitch then argued that serialization was not required for the lock) side either, but after a long and interesting discussion he apparently was unable to win people core.

In fact, as Peter Summelson pointed out to me after KT publication (and many thanks to him for 2)-

"His report that Linux was contineed to do the spiniteck optimization on later, but apparently someone has since changed his mind back. See cause-Otherpiniteck to from 2.3.30per6 and above-

" faily, same early Hype ships require the locked assess,

saring spin prints prints

which is noticeably faster

Text (Birt \$8,507

Ed. [23 Dec 1999 03-03-00 -0606]



But a Postiam is also very uninteresting from a SMP standpoint these days. It's just too weak with too little per-CPU cache etc..

This is only the PPro has the MTRR's - exactly to let the core do speculation (a Prestian doesn't need MTRR's, as it wan't re-order anything external to the CPU anyway, and in fast wan't even re-order things internally).

Jeff V. Merkey added-

What Linus says here is correct for PPus and shows. Using a new instruction to unlock does work fine on a diff or Portland SMP optem, but as of the PPu, this was no longer the case, though the window is so instantesimally could, must kernele due that it (Netware 4/5 once this method but it's opticies waterstand this and the code is invittee to handle it. The most christian The results in this that the convertient and processly or observed when all prior instructions have retired (i.e., the stree is not one catchle of the precessor until it is committed table, and the earlier instructions are already committed by that time), so the any leads, stores, etc absolutely have to have completed first, catche-mics or not.

He west of

Since the instructions for the stars in the spin_unlock have to have been externally observed for spin_lock to be appired (precoming a correctly functioning spinlock, of correct), then the earlier instructions to set "b" to the value of "s" have to have completed first.

In general, 13.32 is Processor Ordered for cacheable accesses: Speculation deexs?1 affect this. Also, stores are not observed speculatively on other processors.

There was a long clarification discussion, resulting in a complete

"No report that Linux was consisted to do the spinisck optimization on lints, but apparently someone has case changed his mind back. See -case-clibs/spinisck.b- from 2.3.30per6 and above-

- Satis, same saris Provides require the locked are attenuise or could just always ubuyly do
- Bisfine spin pelask strip
 Teach \$8,50"
- Which is noticeably fan
- "lask | bert sk, M"
- Ed. [23 Dec 1999 03-03-00 -0606]



Ingo Molnar:

...4% speedup in a benc test, making the optimi very valuable. The san timization cropped up FreeBSD mailing list.

> and it returns "1", which is a spinlack. Unlikely? Yes, definitely, Son live with as a potential long 1 not.

Matfred objected that according to the Developers Monal, Vol2, Chugher 19 optimize performance, the Pentium pa Developers Monal of Dathered with Monary resulting date and according Monary resulting date not occur at within appear in colors." He concludes would never use the spin, subskill be date on a Pentium, Matfred was right from the Pentium Pennama, "The a

> A Pentium is a in-order machine, without any of the interesting speculation wit reads etc. So on a Pentium you'll never see the problem.

But a Pentium is also very uninteresting from a SMP standpoint these days. It's just too weak with too little per-CPU cache etc..

This is only the PPro has the MTRR's - exactly to let the core do speculation (a Prestian doesn't need MTRR's, as it wan't re-order anything external to the CPU anyway, and in fast won't even re-order things internally).

jeff V. Merkey added-

What Linus mays here is correct for PPm and above. Using a new instruction to unlock does work fine on a 4 dis or Perulian SNP spatian, but as of the PPP, this was no longer the case, though the window is so indicatesimally could, most leaved don't hit R (Nertwise 45 uses this method hat I'vs quinteck markertand this and the code is written to handle it. The most belavious Linus Torvalds:

It does NOT WORK!

Let the FreeBSD people use it, and let them get faster timings. They will crash, eventually. As a completely made up example, ...

The resolution of the interactions have retired (i.e., the store is not used satisfied of the processor shall it is cannotited state, and the suffice instructions are already committed by that time), so the any leads, stores, etc. also lately have to have completed first, scale-mize or not.

He west or

"movl \$0,

huge gain.

Since the instructions for the stars in the quis unleads have to have been externally observed for quis, lock to be aquired (precoming a correctly functioning quicks of course), then the earlier instructions to set "b" to it using of "s" have to have completed first.

In general, 1332 is Processor Ordered for cacheable accesses. Speculation deem't affect this: Also, stores are not observed speculatively on other processors.

There was a long clarification discussion, resulting in a complet

You report that Linux was consistent to do the spinistic optimizatio in latel, but apparently someone has since changed his mind back iso cassa-tithepanick.to: from 2.3.30prvi and above.

faily, same early Mys ships require the lasted as etherwise we read just always simply in

Section and printing of

- which is noticeably t

"Seek | Bert \$8,48"

- Ed. [23 Dec 1999 03-03-00 -0800]

Manfred Spraul:

...according to the Pentium Processor Family Developers Manual, Vol3, Chapter 19.2 Memory Access Ordering, "to optimize performance, the Pentium processor allows memory reads to be reordered ahead of buffered writes in most situations. Internally, CPU reads (cache hits) can be reordered around buffered writes. Memory reordering does not occur at the pins, reads (cache miss) and writes appear in-order."

DRK!

ble use it, r timings. ually. up exam-

Your example cannot happen.

But a PostItam is also very uninteresting from a SMP standpoint these days. It's just too weak with too little per CPU calles etc... This is why the PProv has the MTHEY - exactly to list the

core do speculation (a Peutian doesn't need MTRR's, as it won't re-order anything external to the CPU anyway, and in fact won't even re-order things internally).

jeff V. Merkey added

What Linnes mays here is correct for PPvn and above. Using a new instruction is unbick does work fine on a 46 or Prostana SMP system, but as of the PPvn, fike was an house the case, through the window is so indicatestically small, most beyond dur't hit it (Netwoor 45 uses this method hat it's spinlocks understand this and the code is written to homble it. The most obvious are not consistent of part (and), for the opportune, states, set absolutely have to have completed first, cache-miss or not. If the Since the instructions for the store in the spin, unlet have to have been externally shoeved for spin lock t

have to have been externally observed for spin, lock to be aquited (presenting a correctly functioning spinlor of course), then the satisfies instructions to set "b" to takes of "a" have to have completed first. In general, 1A22 is Processor Ordered for Aches does accresses. Successizing description of the Alex does

accesses. Speculation descrit affect this. Also, shows are not observed speculatively on other processors.

There was a long clarification discussion, resulting in a complete

/* Cally, same and p HPus thins require the landau one estimation are maind just always simply as * Markon subcontantly former, * Some B, MP * When is employed atting (* Contant of the set (* Contant of the set) * Some S, MP * SomeS

Manfred Spraul:

...according to the Pentium Processor Family Developers Man-

ual, Vol3, Chapter 19.2 Memory Access Ordering, "to optimize

performance, the Per reordered ahead of t CPU reads (cache h Memory reordering c and writes appear in

Your

Linus Torvalds:

from the Pentium Pro manual, "The only enhancement in the PentiumPro processor is the added support for speculative reads and store-buffer forwarding."

A Pentium is a in-order machine, without any of the interesting speculation wrt reads etc. So on a Pentium you'll never see the problem.

this contains these days. It's institute work of pre-CPU cashe etc... This is why the PPro has the MTER's - scate care do speculation (a Portian doesn't need of it work re-order anything external is the CPU and and in fast work 'veron re-order things internally).

jeff V. Merkey added

What Linux maps here is correct for PPen and above. Using a new instruction to unlock does work fine on a 466 or Perulino SMP system, but is of the PPen, this was no longer the case, through the window is no inflation-imally small, most beyond don't fit in (Netranse 45) ones this method but it's quinties in microtund this and the code is writtee to handle it. The most choices In the second second

- Ed. (23 Dec 1999 00-00-00

Manfred Spraul: Jeff V. Markey: DRKI I have seen the behavior Linus describes on a hardware analyzer, BUT ONLY ON SYSTEMS THAT ly enhancement WERE PPRO AND ABOVE. I guess the BSD peoded support for ple must still be on older Pentium hardware and ding." that's why they don't know this can bite in some out any of the on a Pentium cases. This is why the PPro has the MTRR's - ex core do speculation (a Pentiam dosca't need) it won't re-order anything external to the CPU an and in fact won't even re-order things internally have to have been externally observed for quin, lock to be aquited (precuming a correctly functioning spinlor of course), then the earlier instructions to set "h" to it takes of "a" have to have completed first. leff V. Merkey added that Linus says here is correct for PPro and above Citing a movie instruction to unbock does work fine on a life or Pearliam SMP system, but as of the PPro, this was to longer the case, though the window is so In general, IA32 is Processor Ordered for cacheable accesses, Sueculation deepsyl affect this, Also, store infinitesimally small, most keenels don't hit it (Netware 45 uses this method but it's spinlecks understand this and the code is writtee to handle it. The most obvious





1 Introduction

- 2 SC and x86-TSO Memory Models
- 3 ARM, Power, RISC-V Memory Models
- Programming Language Memory Models: C11 and Release Acquire
- 5 What next? Reasoning over Weak Memory Models

Recall: Dekker/SB test

Initially: $x = 0;$	y = 0;	
Thread 0	Thread 1	
x := 1; r ₀ := y;	y := 1; r ₁ := x;	
Finally: $r_0 = 0 \land r_1 = 0$??		

- Forbidden on SC
- Observed on x86
- How come?

- Storing to memory is expensive
- Thread has to gain exclusive ownership of location

- In practice, thread buffers stores
- ...letting the thread go ahead if it can
- We think x86 has FIFO store buffers



Another Test: SB+rfi-pos

Initially: $x = 0; y = 0;$	
Thread 0	Thread 1
x := 1;	y := 1;
r ₂ := x;	r ₃ := y;
r ₀ := y;	r ₁ := x;
Finally: $r_0 = 0 \land r_1 = 0 \land r_2 = 0 \land r_3 = 0$?	

- Not observed on x86
- Threads required to read from local store buffer

- Suppose you wanted to program, e.g. mutual exclusion
- Need to regain strong ordering

• MFENCE memory barrier

Fences: SB+mfences

Initially: $x = 0; y = 0;$	
Thread 0	Thread 1
x := 1;	y := 1;
MFENCE();	MFENCE();
$r_0 := y;$	$r_1 := x;$
Finally: $r_0 = 0 \land r_1 = 0$??	

- Not observed on x86
- Store buffer must be emptied (flushed) at fence

Atomics

- x86 is very much not RISC
- Instructions like INCrement
- Can be made atomic by using a LOCK prefix
- ...in the early days, literally locked the bus

Atomics

- x86 is very much not RISC
- Instructions like INCrement
- Can be made atomic by using a LOCK prefix
- ... in the early days, literally locked the bus
- Instructions like LOCK CMPXCHG
- Atomic (either exchanges if memory as expected, or not)

Atomics

- x86 is very much not RISC
- Instructions like INCrement
- Can be made atomic by using a LOCK prefix
- ... in the early days, literally locked the bus
- Instructions like LOCK CMPXCHG
- Atomic (either exchanges if memory as expected, or not)

- Store Buffers must be empty
- Note: fence effect
x86-TSO: An abstract machine



x86-TSO: An abstract machine



x86-TSO: An *abstract* machine



Force: Of the internal optimizations of processors, *only* per-thread FIFO write buffers are visible to programmers.

Still quite a loose spec: unbounded buffers, nondeterministic unbuffering, arbitrary interleaving

Syntactic Domains:

- r Local variables
- x Shared locations
- v Values (integers)

Commands:

$$\begin{array}{rcl} e & ::= & r \mid v \mid e_1 + e_2 \mid ... \\ c & ::= & \text{skip} \mid c_1; \ c_2 \mid r := e \mid r := x \mid x := e \mid \\ & & \text{if } r \text{ then } c \mid ... \end{array}$$

Programs:

 $p ::= c_1 \mid \ldots \mid c_n$

- We sketched an abstract machine
- Relatable to microarchitectural intuitions
- Formalised as a (Labelled) Transition System

- The transition system has states, initialised to initial values
- Behaviour is a function on the final state (representing a final observation)
- A satisfying state is reachable iff behaviour allowed

Typically, (inspired by microarchitectural intuitions):

Separate

Thread subsystem (what the thread knows and can execute by itself)

from

Storage subsystem (what the interconnection knows and can execute)

Synchronising when they communicate (hence the labels)

Typically, (inspired by microarchitectural intuitions):

Separate

Thread subsystem (what the thread knows and can execute by itself) from

Storage subsystem (what the interconnection knows and can execute)

Synchronising when they communicate (hence the labels)

Not a forced decision (we can divide responsibility *almost* arbitrarily) ...but turns out simpler to abstract actual hardware

Thread subsystem: execute thread local operations in order

$$\overline{x := v, s \xrightarrow{t:Wxv} \text{skip}, s}^{\text{T-Store}}$$

$$r := x, s \xrightarrow{t:Rxv} \text{skip}, s[r \mapsto (v)]$$

$$T-\text{Load}$$

and rules for composition and local (silent) transitions

Sequential Consistency, Operationally – 2

Storage subsystem: state is just a Memory $M: loc \rightarrow val$

$$\frac{}{M \xrightarrow{t:W \times v} M[x \mapsto v]} SCS-Store$$

$$\frac{M(x) = v}{M \xrightarrow{t:Rxv} M}$$
SCS-Load

Thread and storage subsystems synchronise when their labels match (and can take silent transitions when they are unlabelled transitions)

Same thread subsystem as in SC

Storage subsystem: store is a combination of

- Memory $M : loc \rightarrow val$
- Buffers $B : threadid \rightarrow (loc \times val)^*$

x86-TSO, Operationally – 2

Important storage subsystem rules:

$$\frac{\langle M, B \rangle \xrightarrow{t:Wxv} \langle M, B[t \mapsto \langle x, v \rangle \cdot B(t)] \rangle}{B(t) = b \cdot \langle x, v \rangle} TSOS-Store$$

$$\frac{B(t) = b \cdot \langle x, v \rangle}{\langle M, B \rangle \xrightarrow{\epsilon} \langle M[x \mapsto v], B[t \mapsto b] \rangle} TSOS-Mem$$

$$\frac{M(x) = v \quad B(t) \text{ is free of loc } x}{\langle M, B \rangle} TSOS-LoadMem$$

$$\frac{B(t) = b_1 \cdot \langle x, v \rangle \cdot b_2 \quad b_2 \text{ is free of loc } x}{\langle M, B \rangle} TSOS-LoadBuf$$

- Can be much more abstract in modeling
- Axiomatic (or declarative) models are very different in style

- Can be much more abstract in modeling
- Axiomatic (or declarative) models are very different in style
- The idea: consider candidate executions of a program, containing all events (memory events) in one execution
- Have a set of rules (axioms) to say if each such is legal

- Can be much more abstract in modeling
- Axiomatic (or declarative) models are very different in style
- The idea: consider candidate executions of a program, containing all events (memory events) in one execution
- Have a set of rules (axioms) to say if each such is legal
- Turns out most axioms can be phrased as rules over binary relations and their composition (algebra of relations)

A candidate execution is: a set of memory events (stores, loads, fences etc), together with \dots

the memory events corresponding to a complete execution path through each thread

with loads getting some values

Illustration

		x = y = 0 initially			
		Thread 0	Thread 1		
		x := 1	y := 1		
		$r_0 := y$	$r_1 := x$		
Execution 1		Execution 2			
i:W × 0 ●	• i:W y 0	i:W>	x 0 ● • i:W y	0	
D: W × 1 ●	• 1: W y 1	0: W × 1 •	• 1:	W y 1	
0: R y 0 🔹	• 1: R × 0	0: Ry1 (• 1:	R x 42	

A candidate execution is: a set of memory events (stores, loads, fences etc), together with relations:

- program-order (po);
- reads-from (rf);
- ...

Reads-from relates a Store to a Load that gets its value

Illustration – 2

x = y = 0 initially		
Thread 0	Thread 1	
x := 1	y := 1	
$r_0 := y$	$r_1 := x$	



```
Suppose E is a candidate execution
```

```
If there is a total order S on the events of E;
such that E.po \subseteq S; and
E.rf \subseteq S; and
if (W, R) \in E.rf then there is no W' \neq W to the same location between
W and R in S;
```

then E is SC-consistent

Basically Lamport's definition: "some sequential order, respecting the order specified by the program."

- Coherence order (co): For every location, a linear order of stores *to that location*
- All common hardware platforms ensure there is one such order per location such that all observations are consistent with the order
- ...Because hardware (cache protocols) are designed for this

This leads to an important *derived* relation:

 $\mathbf{fr} \equiv \mathbf{rf}^{-1}$; co

Intuition: reads-before in coherence order

Suppose *E* is a candidate execution If $(E.po | E.rf | E.co | E.fr)^*$ is acyclic, then *E* is SC-consistent

Equivalent to Lamport's definition

Phrased as an acyclicity check

This lets us generate tests which have cycles in certain relations

The diy7 tool will let us generate litmus tests from such a definition



Phrased as an acyclicity check

This lets us generate tests which have cycles in certain relations

The diy7 tool will let us generate litmus tests from such a definition



Axiomatic Models

- Easier to state
- Checking behaviour is easier
- Entire executions; modularising is not obvious

Operational Models

- State machine intuition
- Abstracts machine behaviour
- Can perform incremental calculation

Naturally, want both styles

...and want them to be equivalent

Operationally allowed behaviours should *all* be axiomatically allowed (look at traces)

Axiomatically allowed behaviours should *all* be operationally allowed (use nondeterminism in operational models)

x86-TSO has a more complex (than SC) model, but not much more

Essentially have to account for:

- Store-to-Load on same thread is not part of globally enforced order
- Loads get ordered only if they see a value from other threads
- Same-thread coherence violations are not allowed
- Fences order everything before to everything after

See x86tso.cat distributed with herd7 for more details

1 Introduction

- 2 SC and x86-TSO Memory Models
- 3 ARM, Power, RISC-V Memory Models
- Programming Language Memory Models: C11 and Release Acquire
- 5 What next? Reasoning over Weak Memory Models

- x86-TSO is a relatively strong memory model
- SPARC is similar
- IBM Power much weaker (more interesting)
- ARM similar (since ARMv8 stronger in a particular way)
- RISC-V "RVWMO" similar to ARMv8

Initially: d	= 0; f = 0;		
Thread 0	Thread 1		
d := 1;	while (f == 0)		
f := 1;	{};		
	r := d;		
Finally: $r = 0$??			

- Forbidden on SC
- Forbidden on x86-TSO
- Observed on Power7 (1.7G/167G)
- \bullet ...and on ARM Tegra3 (138k/16M)

Three possible explanations (at least):

- Thread core execution does stores out of order
- Stores propagate between threads out of order
- Thread core execution does loads out of order

Power and ARM and RISC-V can do all three

LB test

Initially: $x = 0;$	y = 0;		
Thread 0	Thread 1		
r ₀ := y;	r ₁ := x;		
x := 1;	y := 1;		
Finally: $r_0 = 1 \land r_1 = 1$??			

- SC and TSO forbid this
- ARM, Power, RISC-V allow this
- ...though current hardware do not show this



- All these architectures have a *full* fence like MFENCE
- But also weaker fences which are (usually) cheaper to only stop some reorderings
- Power: lwsync only orders stores-to-stores, loads-to-loads and stores; eieio only orders stores-to-stores
- ARM: dmb.ld only orders loads-to-loads and stores; dmb.st only orders stores-to-stores
- RISCV: fence p,s for all combinations $p, s \subseteq r, w$

In MP, if the stores are somehow stopped from being reordered (store-store fence), load reordering can still show us the questionable result

But usually, algorithms are written with some dependencies (when you do a load and use the resulting value)

Some (but not all) dependencies are guaranteed to be respected by hardware

...and some code (e.g. Linux RCU) does really depend on this

Address Dependency

 $\mathit{value}\xspace$ read by one load is used to calculate $\mathit{address}\xspace$ of subsequent load/store

Data Dependency

value read by one load is used to calculate value of subsequent store
Address Dependency

 $\mathit{value}\xspace$ read by one load is used to calculate $\mathit{address}\xspace$ of subsequent load/store

Data Dependency

value read by one load is used to calculate value of subsequent store

Control Dependency

value read by one load is used to calculate *whether to perform* subsequent events

Address Dependency

 $\mathit{value}\xspace$ read by one load is used to calculate $\mathit{address}\xspace$ of subsequent load/store

Data Dependency

value read by one load is used to calculate value of subsequent store

Control Dependency

value read by one load is used to calculate *whether to perform* subsequent events

Control-Isync Dependency

value read by one load is used to calculate *whether to perform* subsequent events, with intervening isync

Dependencies

Address Dependency

 $\mathit{value}\xspace$ read by one load is used to calculate $\mathit{address}\xspace$ of subsequent load/store



value read by one load is used to calculate *whether to perform* subsequent events, with intervening isync

Microarchitectural explanation

- Address dependency means the subsequent memory event cannot be issued by the thread
- **Data dependency** means the subsequent store cannot be issued by the thread
- Control dependency is respected for loads-to-store, as stores are not speculated;
 ...but loads are (observably!) speculated by branch prediction;
 load-to-load not respected
- Control-isync dependency is respected (all speculation is stopped)

Doing MP on POWER: MP+lwsync+ctrlisync

Initially: d	= 0; f = 0;
Thread 0	Thread 1
st d 1; lwsync; st f 1;	<pre>loop: ld f rtmp; cmp rtmp 0; beq loop; isvnc:</pre>
	ld d r;
Finally: $r = 0$??	

- Forbidden (and not observed) on POWER7, and ARM
- lwsync prevents store-store reordering
- control-isync dependency prevents load speculation

(Unlike x86-TSO)

Power/ARM/RISC-V have very interesting thread subsystems

- Allow reordering of memory accesses to different locations
- Allow speculation past branches not (yet) known to be taken
- Pay attention to dependencies
- Forbid reordering across fences of appropriate kinds

In x86-TSO, once a store becomes visible to one other thread, it becomes visible to all other threads

On Power, that is not necessarily the case

Technically called lack of Multi-copy Atomicity

Litmus test: Iterated Message Passing (WRC)

Initially:	d = 0; f = 0;	
Thread 0	Thread 1	Thread 2
d := 1;	while (d == 0)	while (f == 0)
	{};	{};
	f := 1;	<pre>isync();</pre>
		r := d;
Finally: $r = 0$??		

- The dependencies forbid in-thread reordering
- Observed on Power

Litmus test: Iterated Message Passing (WRC)

Initially:	d = 0; f = 0;	
Thread 0	Thread 1	Thread 2
d := 1;	while (d == 0)	while (f == 0)
	{};	{};
	f := 1;	<pre>isync();</pre>
		r := d;
Finally: $r = 0$??		

- The dependencies forbid in-thread reordering
- Observed on Power
- Store on d making its way to Thread 1 does not mean it has *also* made its way to Thread 2

To restore SC, fences have to do more than just stop reordering

"It's not just reordering"

Have to make sure current thread-local view is transferred with fence

Hardware folk like to call this "cumulative barriers"

For Power, the storage subsystem can just be combination of each thread's local view of memory

Together with point-to-point communication (no single point of truth aka memory)

ARM used to be (ARMv7) non-multi-copy-atomic in architecture

Since ARMv8, now multi-copy atomic

Turns out their implementations were not utilising the freedom of the specification

...and they think it is unnecessary

1 Introduction

- 2 SC and x86-TSO Memory Models
- 3 ARM, Power, RISC-V Memory Models

Programming Language Memory Models: C11 and Release Acquire

5 What next? Reasoning over Weak Memory Models

Program in higher level languages... are you safe?

- Has to be compiled to run on hardware
- In Furthermore, compiler can optimise as well

Initially:	data = 0; flag = 0;
Thread 0	Thread 1
data = 1;	$r_0 = data;$
flag = 1;	<pre>while (flag == 0) {}; r = data;</pre>
Finally: $r = 0$	

Initially:	data = 0; flag = 0;
Thread 0	Thread 1
<pre>data = 1; flag = 1;</pre>	<pre>r₀ = data; while (flag == 0) {}; r = r₀;</pre>
Finally: $r = 0$	

- Compiler doing Common Subexpression Elimination
- Can produce unexpected results even on SC hardware

Should you even be writing programs like that? Idea: No! Programmer mistake to write Data Races





Basis of C11 Concurrency

Programs that do not have races (race-free) have only SC behaviour

Programs that have a race in some execution are **Bad**

In C/C++ terms, undefined behaviour

 $\ensuremath{\textbf{Option 1}}\xspace$: Only do "normal" shared-memory accesses guarded by mutexes/locks

- But how do we program locks?
- How about optimisations?

Option 2: Syntactically mark synchronisation accesses

- Since C11/C++11 called atomic accesses
- ..._Atomic (Node *) t in C, or std::atomic<Node *> t in C++;
- These are treated specially by compilers

C11 introduces marked atomic operations Races on these are ignored

Can be given parameters (strengths)

- Sequentially consistent (the default)
- Release; Acquire; AcqRel
- Consume
- Relaxed

The C11 model is phrased as an axiomatic model

...with the key relation called happens-before

Nonatomic accesses unrelated by happens-before are data races (UB)

Relaxed accesses do not create happens-before, but do not create data races

Happens-before between unlocks and subsequent locks

This is a very common pattern

Essentially, transfer view of one thread at the lock release to the thread acquiring the lock

Release-acquire synchronisation abstracts this phenomenon (when an acquire atomic load reads-from a release atomic store)

Mark atomic variables (accesses have memory order parameter)

Initially: $d = 0;$	f = 0;
Thread 0	Thread 1
d.store(1,rlx);	<pre>while (f.load(rlx) == 0)</pre>
<pre>f.store(1,rlx);</pre>	{};
	<pre>r = d.load(rlx);</pre>
Finally: $r = 0$??	

- (Forbidden on SC) (also forbidden on TSO)
- \bullet Defined, and possible, in C/C++11
- Allows for hardware (and compiler) optimisations

Mark release stores and acquire loads

Initially: $d = 0;$	f = 0;
Thread 0	Thread 1
d.store(1,rlx);	<pre>while (f.load(acq) == 0)</pre>
f.store(1,rel);	{};
	<pre>r = d.load(rlx);</pre>
Finally: $r = 0$??	

- \bullet Forbidden in C/C++11 due to release-acquire synchronisation
- Implementation must ensure result not observed

1 Introduction

- 2 SC and x86-TSO Memory Models
- 3 ARM, Power, RISC-V Memory Models
- Programming Language Memory Models: C11 and Release Acquire
- 5 What next? Reasoning over Weak Memory Models

Can we implement the C11 model on hardware?

We can now prove correctness of implementation schemes

Compilers require this (they earlier sometimes got it wrong)

Shows correspondence of notions

- Release-acquire synchronisation \mapsto lwsync and ctrlisync
- Transitive part of happens-before \mapsto cumulativity

• ...

- Model checking of code is mature technology
- In the concurrent setting, can detect race bugs (but state-space explosion problems)
- What happens with weak memory?

- Considering interleavings not sufficient
- Operational models can be explored (nondeterministic interleavings of transition systems
- ...but state space has lots of (unnecessary?) machinery

- Hoare-style assertion reasoning is mainstay of program verification
- Concurrent Separation Logic is a huge success story in concurrent verification
- The standard "heap model" assumes SC
- Not sound for weak memory

- Can adapt heap model to weak memory (most successful for TSO-like models)
- Can transfer ideas in the opposite way: Release-Acquire is transferring a "view"
- Basis of several RA style logics (work ongoing to scale up to C11)

Much Exciting Research to be Done!

Thank you!