

Reasoning with Weak Memory

An Introduction

Susmit Sarkar

University of St Andrews


SPLV: July 2022

Memory: a basic abstraction

Ever since von Neumann/Turing (arguably even Babbage):



EDVAC – picture credit Wikipedia



Another old idea: Multiprocessors

Parallel hardware/concurrent programs

Another old idea: Multiprocessors

Parallel hardware/concurrent programs

BURROUGHS D825, 1962



Picture credit: Burroughs Corporation

Outstanding features include truly modular hardware with parallel processing throughout.

FUTURE PLANS

The complement of compiling languages is to be expanded.

Shared Memory

For variety of reasons, shared memory multiprocessors are now everywhere

Different threads communicate via shared memory


Aside: Message-passing hardware explored, but not mainstream

Key Question: What view does each thread have of shared memory?


Sequential Consistency

...the result of any execution is the same as if the operations of all the processors were executed in some sequential order, respecting the order specified by the program.

[Lamport, 1979]




Sequential Consistency



- Traditional assumption (concurrent algorithms, semantics, verification): **Sequential Consistency (SC)**
- Implies: can use interleaving semantics
- Note: Optimisations allowed, **as long as** results “as if” linear order

Sequential Consistency



- Traditional assumption (concurrent algorithms, semantics, verification): **Sequential Consistency (SC)**
- Implies: can use interleaving semantics
- Note: Optimisations allowed, **as long as** results “as if” linear order
- **False** on modern (since 1972) multiprocessors, *or* with optimizing compilers

Our world is *not* SC

Not since IBM System 370/158MP (1972)

.....Nor in x86, ARM, POWER, RISC-V, SPARC, or Itanium, ...

.....Nor in C, C++, Java, JavaScript, ...

Example: Mutual Exclusion

At heart of mutual exclusion algorithm (Dekker's, Peterson's) there is usually code like:

Initially: t0wants = FALSE; t1wants = FALSE;	
Thread 0	Thread 1
<pre>t0wants = TRUE; if (NOT t1wants) { { ...CRITICAL1 }; }</pre>	<pre>t1wants = TRUE; if (NOT t0wants) { { ...CRITICAL2 }; }</pre>

- Does it work?

Example: Mutual Exclusion Litmus Test

Distilling that example

Initially: $x = 0; y = 0;$	
Thread 0	Thread 1
$x := 1;$ $r_0 := y;$	$y := 1;$ $r_1 := x;$
Finally: $r_0 = 0 \wedge r_1 = 0$??	

- Forbidden on SC (no interleaving allows that result)

On actual hardware?

We use the litmus7 tool (diy.inria.fr, Alglave and Maranget)

SB.litmus

X86 SB

"Fre PodWR Fre PodWR"

{ x=0; y=0; }

P0 | P1 ;

MOV [x],\$1 | MOV [y],\$1 ;

MOV EAX,[y] | MOV EAX,[x] ;

locations [x;y;]

exists (0:EAX=0 /\ 1:EAX=0)

Test Results

```
$ litmus7 SB.litmus
[...]
Histogram (4 states)
14
*>0:rax=0; 1:rax=0;
499983:>0:rax=1; 1:rax=0;
499949:>0:rax=0; 1:rax=1;
54
:>0:rax=1; 1:rax=1;
[...]
Observation SB Sometimes 14 999986
[...]
```

14 in 1e6 (Intel Core i7)

Test Results

```
$ litmus7 SB.litmus
[...]
Histogram (4 states)
7136481
:> 0:X2=0; 1:X2=0;
596513783:> 0:X2=0; 1:X2=1;
596513170:> 0:X2=1; 1:X2=0;
36566
:> 0:X2=1; 1:X2=1;
[...]
Observation SB Sometimes 7136481 1193063519
[...]
```

7e6 in 1.2e9 on Apple A10 (iPhone7)

What's going on here?

Multiprocessors (and compilers) incorporate many

performance optimisations

(local store buffers, cache hierarchies, speculative execution, common subexpression elimination, hoisting code above loops, ...)

These are:

- unobservable by single-threaded code;
- sometimes observable by concurrent (multi-threaded) code

What's going on here?

Multiprocessors (and compilers) incorporate many

(local store)
common

These are

- unorder
- some

Upshot:

No longer a *sequential consistent* memory model

Instead, only a *weak (consistency) (or relaxed)*
memory model

Weak Memory Consistency Models

- Real memory consistency models are **subtle**
- Real memory consistency models **differ between architectures**
- Real memory consistency models **differ between languages**
- Real memory consistency models **make SC concurrent reasoning unsound**

Research Opportunity!

Why Care? – A Motivating Tale

Kernel Traffic #47 For 20 Dec 1999

1. spin_unlock() Optimization On hold

20 Nov 1999 - 7 Dec 1999 (14 days) Archive Link: [spin_unlock](#)
[gmane.linux.kernel](#)

Topics: [Linux](#), [FreeBSD](#), [486](#), [Memory](#), [Linux](#), [Kernel](#), [Mandriv](#)

People: [Linus Torvalds](#), [Jeff Moyer](#), [Frank van der Merwe](#)

Abstract: I spent thought for a while today as to what spin_unlock() does from about 22 lines for the "old" i486 i386 spin code, to 1 (ok for a minute "good AS/486" machine) up to 14 lines, to be reported that Ingo Moller noticed a 6% speed-up in a benchmark test, making the optimization very noticeable. Ingo also added that the same optimization crept up in the FreeBSD mailing list a few days previously. But Linus forwarded several replies on the whole thing, saying:

It does NOT WORK!

Let the FreeBSD people see it, and let them get faster thinking. They will credit, eventually.

The window may be small, but if you do this, then suddenly, spinlocks aren't reliable any more.

The issue is not written being tested in order (although all the latest CPU books were you NOT to assume that to write write behaviour - I bet it won't be the case in the long run).

The issue is that you *have*, to have a synchronizing instruction in order to make sure that the processor doesn't re-order things around the unlock.

For example, with a simple write, the CPU can legally

```
    w = 0;
```

```
    and return "I", which is wrong for any writing spinlock.
```

Unlikely? Yes, definitely. Something we are working to live with as a potential bug in my real kernel! Indefinitely not.

Mandrik depicted that according to the Pentium Processor Family Developer's Manual, Vol. 2 (Chapter 9.2 Pentium Processor Family), spinlock performance is the Pentium processor allows memory reads to be reordered ahead of buffered writes to avoid stalls. Internally, CPU reads (cache line) can be reordered ahead of writes. Memory reordering then occurs on the processor (cache line) and writes appear in order. He concluded from that that the usual CPU would never see the spin_unlock before the "Zero" line. Linus agreed that on a Pentium, Mandrik was right. However, he quoted in turn from the Pentium Pro manual, "The only enhancement in the PentiumPro processor is the added support for speculative reads and store buffer forwarding." (in emphasis)

A Pentium is a in-order machine, without any of the interesting optimization that reads etc. So on a Pentium you'd never see the problem. But a Pentium is also very outperforming from a SMP standpoint these days. It's just too weak with too little per-CPU cache etc..

This is why the PPro has the MTRR - nearly to let the cache speculation in Pentium doesn't need MTRR, as it won't re-write anything returned to the CPU anyway, and its fast won't even re-order things internally!

Jeff V. Moyer added:

What Linus says here is correct for PPro and above. Using a new instruction to unlock does work fine as an 486 or Pentium SMP system, but as of the PPro, this was no longer the case. Though the window is not indefinitely small, most kernels don't do it (Nortec's K2 does this method but it's optimized out) and the code is written to handle it. The next obvious

delay is read that happened inside the critical region (maybe it missed a cache line), and get a stale value for any of the reads that *should* have been overlaid by the spinlock.

Note that I actually thought this was a legal optimization, and for a while I had this in the kernel. It crashed. In random ways.

Note that the fact that it does not crash now is quite possible because of other:

- we have a lot less contention on any spinlocks these days. That might help the optimization, but the spinlock will be less than the cache coherency still ensure that the spinlock works fine. It's just that it no longer works reliably as an enhancement thing!
- the window is probably only very small, and it does have to be smaller to handle CPU's, different compilers, whatever.

I might be proven wrong, but I don't think I am.

Note that another thing is that you "get" may be the worst possible thing to use for this, and you could test whether a compiler can do this work fine. It's still unlikely because it is hard, but it should be the standard 12 cycles that have about 1000 reads on unrolling instructions rather than 22 cycles.

However, he gave a potential (though unlikely) exploit:

As a completely made-up example (which will probably never show the problem as real life, but is instructive as an example), imagine running the following test in a loop on multiple CPUs to

```
int test_locking(int i)
{
    state = i; /* guaranteed to update */
    int v;
    spin_lock();
    v = i;
}
```

aberrant behavior was that cache inconsistency would occur randomly. PPro was such he argued that the problem are no longer invalid and the buffers should be blown out.

I have seen the behavior Linus describes on a hardware machine. NOT ONLY ON WRITING, READ WRITE PPRO AND ABOVE! I guess the SMP problem still is an subtle Pentium hardware and that's why they don't have this can hit to some cases.

Ericnie, an architect at an IXL development group in Intel, also replied to Linus, pointing out a possible misconception in my proposed exploit. Regarding the code Linus posted, Ericnie said:

It will always return 0. You don't need "spin_unlock()" to be available.

The only thing you need to make sure there is a case is "spin_unlock()" and that is kind of true the fact that you're changing something to be observable on other processors.

The reason for this is that stores can only possibly be observed when all prior instructions have retired (i.e. the store is not out outside of the processor until it is committed state, and the earlier instructions are already committed by that time), so the spin locks, stores, etc absolutely have to have completed first, cache-line or not.

He went on:

Since the instructions for the store in the spin_unlock have to have been externally observed for spin_lock to be acquired (preventing a correctly functioning spinlock, of course), then the earlier instructions to be the value of "i" have to have completed first.

In general, IXL2 is Processor-Ordered for cacheable memory. Speculation doesn't affect this. Also, stores are not observed operationally on other processors.

There was a long clarification discussion, resulting in a complete

```
        while(
            i < 0
        )
            spin_unlock();
        return v;
    }
}
```

Now, OBVIOUSLY the above always has to return 0, right? All accesses to "v" are inside the spinlock, and we always set it to zero before we read it into "v" and return it. So if an PPR returned anything else, the spinlock would obviously be completely broken, wouldn't it you?!

And yes, the above CAN return 1 with the proposed optimization. I show you can make it do so in real life, but hey, additional access to another variable in the same cache line that is accessed through another spinlock (i.e. get cache-line ping-pong, and timing a cache-line ping-pong) can make it happen even with a simple example like the above.

The reason it can return 1 quite legally is that your new "spin_unlock()" must unrolling any more, so there is very little effective unrolling between the two access

```
    i = 1;
```

```
    while(spin_unlock());
```

as they access completely different data (so no data dependencies to right). So what you could end up doing is equivalent to:

```
CPU1:
  i = 0; /* cache miss, we'll delay
spin_unlock();
CPU2:
  i = 1;
/* cache miss satisfied, the "v" has
in bounding lock and forth "i"
  i gets the value 1
```

interposed by Linus.

Everybody has concluded now that yes, the latest ordering rules are, strong enough that all this really is legal, and that's what I meant. I've gotten more explanation for why or how/when (as opposed to just being in legal, but not actually) is required for the lock) side but not the unlock) side, and that lack of asymmetry was what bothered me the most.

Other made a strong case that the lack of asymmetry can be adequately explained by just simply the lack of asymmetry w.r.t. operations of reads vs writes. I feel comfortable again.

Thanks, guys, we'll see that much faster due to this. I think some argued that unserialization was not required for the lock) side either, but after a long interesting discussion is apparently now unable to write people even.

In fact, as Peter Swatanthra pointed out to me after KT publication (and many thanks to him for it):

"I've argued that Linus was constrained to the spinlock optimization in lock, but apparently someone has since changed his mind back. See [kernel-commits@vger.rhel2.2.linux.ibm.com](#)

```
1. lock, some early PPro chips require the locked state,
otherwise the lock and store would race.
2. memory_order_acquire
3. "new AS/486"
4. stores are not really faster.
memory_order_release
1999-11-24 14:00:00
```

– Ed [22 Dec 1999 09:05:00 -0000]

Why Care? – A Motivating Tale

Kernel Traffic #47 For 20 Dec 1999

1. spin_unlock() Optimization On Intel

20 Nov 1999 - 7 Dec 1999 (142 posts)

[glinux@redhat.com](#)

Topics: [linux](#), [linux-kernel](#), [spin](#)

People: [Linus Torvalds](#), [Jeff V. Merkey](#)

Related: [linux-kernel](#), [spin](#), [lock](#)

Manfred signed thought he'd found a way down from about 22 ticks for the "lock" tick to a single "movl \$0,%" instruction, making the optimization very valid, some optimization crept up in the 7 previously but Linus Torvalds powered saying

It does NOT WORK!

Let the friendly people send us their thoughts. They will crash, and

The window may be small, it

isn't obvious, spinlocks aren't so

The issue is not written being

all the latest CPU books want

to write with hardware - 1)

the long run.

The issue is that you have

instructions in order to make

doesn't re-order things again

for example, with a simple

and it returns "1", which is

spinlock.

Unlikely? Yes, definitely, but

line with a potential bug

not.

Manfred argued that according to the (Dimitry) Manual, "MIPS" Chapter 9.2, spinlock performance, the Pentium pro is considered ahead of Pentium Pentium CPU reads (cache hits) can be read and memory reordering them not occur and writes appear in order." He concluded would never see the spin, unlocked lock that on a Pentium. Manfred was right from the Pentium Pro manual. "The Pentium Pentium processor is the added with store buffer forwarding." (in spinlock).

A Pentium is a in-order machine, without any of the interesting optimizations, will crash etc. So on a Pentium use it more on the problem.

But a Pentium is also very interesting from a SMP standpoint there are. It's just too weak with too little pro-CPU cache etc.

This is why the PPro has the MTRR's - nearly to let the case the optimization in Pentium doesn't need MTRR's, as it won't re-order anything external to the CPU anyway, and in fact won't even re-order things internally.

Jeff V. Merkey added:

What Linus says here is correct for PPro and above.

Using a new instruction to lock down work flow on a 486 or Pentium SMP system, but as of the PPro, this was no longer the case. Though the window is or infinitesimally small, most kernels don't hit it (Nortage K) more this method that it's spinlock understood this and the code is written to handle it. The most obvious

delay a read that happened inside the critical region (maybe it missed a cache line), and get a stale value for any of the reads that „should“ have been satisfied by the spinlock.

Note that I actually thought this was a legal optimization, and for a while I had this in the kernel. It crashed in random ways.

```
while(
    &w
)
while(
    &w
)
while(
    &w
)
return 0;
```

Note, **OBVIOUSLY** the above always has to return 0.

Manfred Spraul:

We can shave spin_unlock() down from about 22 ticks for the "lock; btr1 \$0, %" asm code, to 1 tick for a simple "movl \$0, %" instruction, a huge gain.

The reason for this is that stores can only possibly be observed when all prior instructions have retired (i.e. the store is not seen outside of the processor until it is committed state, and the earlier instructions are already committed by that time), so the any loads, stores, etc. absolutely have to have completed first, cache-wise or not.

He went on:

Since the instructions for the store in the spin_unlock have to have been externally observed for spin_lock to be acquired (preventing a correctly functioning spinlock, of course), then the earlier instructions to set "w" to the value of "w" have to have completed first.

In general, R32 is Processor Ordered for cacheable accesses. Speculation doesn't affect this. Also, stores are not observed speculatively on other processors.

There was a long clarification discussion, resulting in a complete

to test, in Peter Neumann pointed out to the other 67 problems

could many thanks to him for it.

"You report that Linus was convinced to do the spinlock optimization in lock, but apparently someone has since changed his mind back. See commit 01000000 for Dec 2.2. Signed and above.

- 1. build, use early PPro chips require the latest kernel.
- 2. reference on Intel and above maybe on
- 3. mention spin_unlock_error
- 4. "movl \$0,%"
- 5. "lock; btr1"
- 6. "store is externally faster"
- 7. mention spin_unlock_error
- 8. "movl \$0,%"

- 64 [12 Dec 1999 00:00:00 -0000]

Why Care? – A Motivating Tale

Ingo Molnar:

...4% speedup in a benchmark test, making the optimization very valuable. The same optimization cropped up in the FreeBSD mailing list.

“movl \$0, %0” instruction, a simple

“movl \$0, %0” instruction, a huge gain.

and it returns “1”, which is optimal.
Unlikely? Yes, definitely, but live with a potential bug if not.

Manfred objected that according to the (Developer's Manual, Vol. 2, Chapter 2.1.2, optimize performance), the Pentium pro has readwakeup ahead of buffered writes. CPU reads (cache hits) can be finished before readwakeup does not occur and writes appear in-order. He concluded would never see the spin, unless he had that on a Pentium. Manfred was right: from the Pentium Pro manual, “The read pipeline processor is the added write cache forwarding.” (no optimization).

A Pentium is a in-order machine, without any of the interesting optimizations we read etc. So on a Pentium you'll never see the problem.

But a Pentium is also very interesting from a SMP standpoint these days. It's just too weak with too little per-CPU cache etc.

This is why the PPro has the MTRR's - mainly to let the cache speculation in Pentium doesn't need MTRR's, as it won't re-write anything returned to the CPU anyway, and in fact won't even re-order things internally.

Joe V. Morley added:

What Linux says here is correct for PPro and above. Using a new instruction to unlock those write flow on a 486 or Pentium SMP system, but as of the PPro, this was no longer the case. Through the spinlock is not infinitesimally small, most kernels don't hit it (Netware 5.1 says this method that it's optimized for understood this and the code is written to handle it. The most obvious

The reason for this is that stores can only possibly be observed when all prior instructions have retired (i.e., the store is not write outside of the processor until it is committed state, and the earlier instructions are already committed by that time), so the any loads, stores, etc. absolutely have to have completed first, cache-stores or not.

He went on:

Since the instructions for the store in the spin, unless have to have been externally observed for spin, back to be acquired (preempting a correctly functioning spinlock, if necessary), then the earlier instructions to set “0” in the value of “a” have to have completed first.

In general, L322 is Processor Ordered for cacheable memory. Speculation doesn't affect this. Also, stores are not observed operationally on other processors.

There was a long clarification discussion, resulting in a complete

```
movl  
a, %0  
movl  
a, %0  
movl  
a, %0  
return a;  
}
```

Now, **OBVIOUSLY** the above always has to return 0.

lock() 22 ticks \$0, %0”

a simple

“movl \$0, %0”

instruction, a

huge gain.

in fact, in Steve's previous post he had the other 4% problem (and many thanks to him for it).

*You report that Linux was constrained to do the spinlock optimization on Intel, but apparently someone has since changed his mind back. See core/00000000 for Steve 2.2.3. Signed and above.

1) build, use early PPro chips require the locked access.
2) reference on Intel just above maybe on
3) mention spin_unlock_return
4) "yes, he?"
5) about as optimally faster.
6) mention spin_unlock_return
7) "yes, he?"
- 64 [13 Dec 1999 00:00:00 -0000]

Why Care? – A Motivating Tale

Ingo Molnar:

...4% speedup in a benchmark, making the optimization very valuable. The same optimization cropped up in the FreeBSD mailing list.

and it returns "1", which is
unlikely? Yes, definitely, the
line with a potential loop
exit.

Modified algorithm that according to the
Dionysius Mousal, VML Chapter 2.4.2
optimization performance, the FreeBSD pe
be considered ahead of the other various
CPU reads (cache hits) can be reaching
memory read/write times and occur as
writes appear in order. He concluded
would never see the sign, which is
that on a Pentium, Modified was right
from the Pentium Pro onward. The use
PentiumPro processor is the added
store buffer forwarding. (in optimization)

A Pentium is a in-order machine, without any of the
interesting optimizations we read etc. So on a Pentium
we it never see the problem.

But a Pentium is also very interesting from a SMP
standpoint these days. It's just too weak with too little
per-CPU cache etc.

This is why the PPro has the MTRR's - nearly to let the
cache the optimization in Pentium doesn't need MTRR's, as
it won't re-order anything returned to the CPU anyway,
and in fact won't even re-order things internally.

Joe V. Minkley added:

What Linux says here is correct for PPro and above.

Using a new instruction to unlock these work flow on a
486 or Pentium SMP system, but as of the PPro, this was
no longer the case. Through the situation is not
infinitesimally small, most kernels don't hit it (Netware
K3 sure this method that it's optimized understood this
and the code is written to handle it. The most obvious

"movl \$0,
huge gain.

The reason for this is that the
observed when all prior instructions have finished (i.e.
the store is not wait outside of the processor until it is
committed state, and the earlier instructions are
already committed by that time), so the any loads,
stores, etc absolutely have to have completed first,
cache-miss or not.

He went on:

Since the instructions for the store in the spin, which
have to have been externally observed for spin, back to
be acquired (preventing a correctly functioning spinlock,
if necessary) then the earlier instructions to set "0" to the
value of "0" have to have completed first.

In general, L3/L2 is Processor Ordered for cacheable
accesses. Speculation doesn't affect this. Also, stores
are not observed operationally on other processors.

There was a long clarification discussion, resulting in a complete

Linus Torvalds:

It does NOT WORK!

Let the FreeBSD people use it, and let them get faster timings. They will crash, eventually. As a completely made up example, ...

Linux kernel (http://lwn.net/)

"You report that Linus was convinced to do the spinlock optimization
in kernel, but apparently someone has since changed his mind back.
See <http://www.linuxjournal.com/article/100>

- 1. <http://www.linuxjournal.com/article/100>
- 2. <http://www.linuxjournal.com/article/100>
- 3. <http://www.linuxjournal.com/article/100>
- 4. <http://www.linuxjournal.com/article/100>
- 5. <http://www.linuxjournal.com/article/100>

68- [13 Dec 1999 00:00:00] 0000

Why Care? – A Motivating Tale

Manfred Spraul:

...according to the Pentium Processor Family Developers Manual, Vol3, Chapter 19.2 Memory Access Ordering, “to optimize performance, the Pentium processor allows memory reads to be reordered ahead of buffered writes in most situations. Internally, CPU reads (cache hits) can be reordered around buffered writes. Memory reordering does not occur at the pins, reads (cache miss) and writes appear in-order.”

Your example cannot happen.

WRK!

...you can use it, but not for timing. It's usually. It's up exam-

But a Pentium to give very interesting that a SMP...
manipulation these days. It's just too weak with too little per-CPU cache etc...

This is why the PPro has the MTRR's - nearly to let the cache the speculation is Pentium doesn't need MTRR's, as it won't re-order anything returned to the CPU anyway, and in fact won't even re-order things internally!

Jim V. Healey added:

What Linux says here is correct for PPro and above. Using a new instruction to unlock those words like an x86 or Pentium SMP system, but as of the PPro, this was no longer the case. Though the situation is of infinitesimally small, most kernels don't hit it (Netware 5.1 uses this method but it's quite the understood this and the code is written to handle it. The most obvious

assumed state, and the earlier instructions are already completed by that time, so the any loads, stores, etc absolutely have to have completed first, cache-miss or not.

He went on:

Since the instructions for the store in the spin, which have to have been internally observed first spin, back to be required (preventing a correctly functioning spinlock, if correct), then the earlier instructions to set "x" to the value of "y" have to have completed first.

In general, x86 is Processor Ordered for cacheable accesses. Speculation doesn't affect this. Also, stores are not ordered operationally on other processes.

There was a long clarification discussion, resulting in a complete

...the...
...to lock, but apparently someone has since changed his mind back. See <http://www.linuxjournal.com/article/100>

- I had, and early PPro also require the locked access.
- reference on this and other things in
- <http://www.linuxjournal.com/article/100>
- <http://www.linuxjournal.com/article/100>
- <http://www.linuxjournal.com/article/100>
- <http://www.linuxjournal.com/article/100>

– 64 (12 Dec 1999 00:00:00 -0000)

Why Care? – A Motivating Tale

Manfred Spraul:

...according to the Pentium Processor Family Developers Manual, Vol3, Chapter 19.2 Memory Access Ordering, “to optimize performance, the Pentium processor may reorder memory accesses. Reads are reordered ahead of writes. The Pentium processor may also reorder CPU reads (cache hits) and CPU writes. Memory reordering of reads and writes appear in

Your

Linus Torvalds:

from the Pentium Pro manual, “The only enhancement in the PentiumPro processor is the added support for speculative reads and store-buffer forwarding.”

A Pentium is a in-order machine, without any of the interesting speculation wrt reads etc. **So on a Pentium you'll never see the problem.**

But a Pentium is also very interesting in that it reorders these things. It's just too weak to do per-CPU cache etc.

This is why the PPro has the MTRR's - make sure the speculation in Pentium doesn't cause it won't re-order anything entered by the CPU. It's wrong and in fact won't even re-order things internally.

Jef V. Heikley added:

What Linus says here is correct for PPro and above. Using a new instruction to unlock those words like an x86 or Pentium SMP system, but as of the PPro, this was no longer the case. Though the situation is of infinitesimally small, most kernels don't hit it (Netware 5.1 uses this method but it's signed and understood this and the code is written to handle it. The most obvious

Since the instructions for the store in the spin, which have to have been externally observed for spin, back to be acquired (preventing a correctly functioning spinlock, if correct), then the earlier instructions to set "0" to the value of "0" have to have completed first.

In general, x86 is Processor Ordered for cacheable memory. Speculation doesn't affect this. Also, stores are not observed operationally on other processes.

There was a long clarification discussion, resulting in a complete

```
1 #define __CPU_ORDERING 1
2 #define __CPU_ORDERING 1
3 #define __CPU_ORDERING 1
4 #define __CPU_ORDERING 1
5 #define __CPU_ORDERING 1
6 #define __CPU_ORDERING 1
7 #define __CPU_ORDERING 1
8 #define __CPU_ORDERING 1
9 #define __CPU_ORDERING 1
10 #define __CPU_ORDERING 1
```

- 04 [2] Dec 1999 00:00:00 -0000

DRKI

Why Care? – A Motivating Tale

Manfred Spraul:

Jeff V. Markey:

I have seen the behavior Linus describes on a hardware analyzer, **BUT ONLY ON SYSTEMS THAT WERE PPRO AND ABOVE**. I guess the BSD people must still be on older Pentium hardware and that's why they don't know this can bite in some cases.

DRKI!

ly enhancement
ded support for
ding.”
out any of the
o on a Pentium

per-CPU loader etc.
This is why the PPro has the MTRR's - mask
case the speculation is Pentium doesn't care.
It won't re-order anything returned to the CPU, **allowing**
and its fact won't even re-order things internally.

Jeff V. Markey added:

What Linus says here is correct for PPro and above.
Using a new instruction to unlock those words like on a
486 or Pentium SMP system, but as of the PPro, this was
no longer the case. Though the situation is not
intentionally small, most kernels don't hit it (Netware
K3 sure this method had it's rights to understand this
and the code is written to handle it. The most obvious

Since the instructions for the above in the spin, unless
have to have been externally observed for spin, back to
be required (presenting a correctly functioning spinlock,
of course), then the earlier instructions to set "0" to the
value of "0" have to have completed first.

In general, LOCK is Processor Ordered for cacheable
memory. Speculation doesn't affect this. Also, stores
are not observed operationally on other processors.

There was a long clarification discussion, resulting in a complete

```
1 #define __L1_CACHE_PREFETCH
2 #define __L1_PREFETCH
3 #define __L1_PREFETCH_PREFETCH
4 #define __L1_PREFETCH_PREFETCH_PREFETCH
5 #define __L1_PREFETCH_PREFETCH_PREFETCH_PREFETCH
6 #define __L1_PREFETCH_PREFETCH_PREFETCH_PREFETCH_PREFETCH
7 #define __L1_PREFETCH_PREFETCH_PREFETCH_PREFETCH_PREFETCH_PREFETCH
8 #define __L1_PREFETCH_PREFETCH_PREFETCH_PREFETCH_PREFETCH_PREFETCH_PREFETCH
9 #define __L1_PREFETCH_PREFETCH_PREFETCH_PREFETCH_PREFETCH_PREFETCH_PREFETCH_PREFETCH
10 #define __L1_PREFETCH_PREFETCH_PREFETCH_PREFETCH_PREFETCH_PREFETCH_PREFETCH_PREFETCH_PREFETCH
```

```
11 #define __L1_PREFETCH_PREFETCH_PREFETCH_PREFETCH_PREFETCH_PREFETCH_PREFETCH_PREFETCH_PREFETCH_PREFETCH
12 #define __L1_PREFETCH_PREFETCH_PREFETCH_PREFETCH_PREFETCH_PREFETCH_PREFETCH_PREFETCH_PREFETCH_PREFETCH_PREFETCH
13 #define __L1_PREFETCH_PREFETCH_PREFETCH_PREFETCH_PREFETCH_PREFETCH_PREFETCH_PREFETCH_PREFETCH_PREFETCH_PREFETCH_PREFETCH
14 #define __L1_PREFETCH_PREFETCH_PREFETCH_PREFETCH_PREFETCH_PREFETCH_PREFETCH_PREFETCH_PREFETCH_PREFETCH_PREFETCH_PREFETCH_PREFETCH
```

```
15 #define __L1_PREFETCH_PREFETCH_PREFETCH_PREFETCH_PREFETCH_PREFETCH_PREFETCH_PREFETCH_PREFETCH_PREFETCH_PREFETCH_PREFETCH_PREFETCH_PREFETCH
```

```
16 #define __L1_PREFETCH_PREFETCH_PREFETCH_PREFETCH_PREFETCH_PREFETCH_PREFETCH_PREFETCH_PREFETCH_PREFETCH_PREFETCH_PREFETCH_PREFETCH_PREFETCH_PREFETCH
```


Why Care? – A Motivating Tale

Linus Torvalds:

I feel comfortable again.

Thanks, guys, we'll be that much faster due to this...

...ple must still be on c
that's why they don't
cases.

Erich Boleyn (Architect, Intel):

It will always return 0. You don't need "spin_unlock()" to be serializing.

...per-CPU lockers etc...
This is why the PPro has the MTRR's - main
case the speculation is Pentium doesn't care.
It won't re-order anything returned by the CPU, although
and in fact won't even re-order things internally).
Jed V. Holley added:
What Linus says here is correct for PPro and above.
Using a new instruction to unlock, these work fine on a
486 or Pentium SMP system, but on all of the PPro, this was
no longer the case. Though the situation is not
intentionally small, most kernels don't hit it (Netware
K3 uses this method but it's quite hard to understand this
and the code is sufficient to handle it. The most obvious

...to have been internally observed for spin, lock to
of course), then the earlier instructions to set "0" to the
value of "0" have to have completed first.
In general, SSE2 is Processor Ordered for cacheable
accesses. Speculation doesn't affect this. Also, these
are not observed operationally on other processors.
There was a long clarification discussion, resulting in a complete

...00000000
...which is extremely faster
...return spin_unlock_return
...type = 0x00000000
-- 64 (2) Dec 1999 00:00:00 0000

DRKI

...n a hard-
...S THAT

Lecture Plan

- 1 Introduction
- 2 SC and x86-TSO Memory Models
- 3 ARM, Power, RISC-V Memory Models
- 4 Programming Language Memory Models: C11 and Release Acquire
- 5 What next? Reasoning over Weak Memory Models

Recall: Dekker/SB test

Initially: $x = 0; y = 0;$	
Thread 0	Thread 1
$x := 1;$ $r_0 := y;$	$y := 1;$ $r_1 := x;$
Finally: $r_0 = 0 \wedge r_1 = 0$??	

- Forbidden on SC
- Observed on x86
- How come?


Microarchitecture Interlude: Store Buffering

- Storing to memory is expensive
- Thread has to gain exclusive ownership of location

- In practice, thread **buffers** stores
- ...letting the thread go ahead if it can

- We *think* x86 has **FIFO** store buffers

An Explanation



Another Test: SB+rfi-pos

Initially: $x = 0; y = 0;$	
Thread 0	Thread 1
$x := 1;$ $r_2 := x;$ $r_0 := y;$	$y := 1;$ $r_3 := y;$ $r_1 := x;$
Finally: $r_0 = 0 \wedge r_1 = 0 \wedge r_2 = 0 \wedge r_3 = 0??$	

- Not observed on x86
- Threads *required* to read from local store buffer

Regaining order when needed

- Suppose you wanted to program, e.g. mutual exclusion
- Need to regain strong ordering
- MFENCE memory barrier

Initially: $x = 0; y = 0;$	
Thread 0	Thread 1
$x := 1;$ $\text{MFENCE}();$ $r_0 := y;$	$y := 1;$ $\text{MFENCE}();$ $r_1 := x;$
Finally: $r_0 = 0 \wedge r_1 = 0$??	

- Not observed on x86
- Store buffer must be emptied (flushed) at fence

- x86 is very much not RISC
- Instructions like INCRement
- Can be made atomic by using a LOCK prefix
- ...in the early days, literally locked the bus

- x86 is very much not RISC
- Instructions like INCRement
- Can be made atomic by using a LOCK prefix
- ...in the early days, literally locked the bus


- Instructions like LOCK CMPXCHG
- Atomic (either exchanges if memory as expected, or not)

- x86 is very much not RISC
- Instructions like INCrement
- Can be made atomic by using a LOCK prefix
- ...in the early days, literally locked the bus


- Instructions like LOCK CMPXCHG
- Atomic (either exchanges if memory as expected, or not)

- Store Buffers must be empty
- Note: fence effect


x86-TSO: An abstract machine




x86-TSO: An abstract machine



x86-TSO: An *abstract* machine



\supseteq beh
 \neq hw



Force: Of the internal optimizations of processors, *only* per-thread FIFO write buffers are visible to programmers.

Still quite a loose spec: unbounded buffers, nondeterministic unbuffering, arbitrary interleaving

Syntactic Domains:

r	Local variables
x	Shared locations
v	Values (integers)

Commands:

e	$::=$	$r \mid v \mid e_1 + e_2 \mid \dots$
c	$::=$	$\text{skip} \mid c_1; c_2 \mid r := e \mid r := x \mid x := e \mid$ $\text{if } r \text{ then } c \mid \dots$

Programs:

$p ::= c_1 \mid \dots \mid c_n$

- We sketched an abstract machine
- Relatable to microarchitectural intuitions
- Formalised as a (Labelled) Transition System

- The transition system has states, initialised to initial values
- Behaviour is a function on the final state (representing a final observation)
- A satisfying state is reachable iff behaviour allowed

Model Structure

Typically, (inspired by microarchitectural intuitions):

Separate

Thread subsystem (what the thread knows and can execute by itself)

from

Storage subsystem (what the interconnection knows and can execute)

Synchronising when they communicate (hence the labels)

Model Structure

Typically, (inspired by microarchitectural intuitions):

Separate

Thread subsystem (what the thread knows and can execute by itself)

from

Storage subsystem (what the interconnection knows and can execute)

Synchronising when they communicate (hence the labels)

Not a forced decision (we can divide responsibility *almost* arbitrarily)
...but turns out simpler to abstract actual hardware

Sequential Consistency, Operationally – 1

Thread subsystem: execute thread local operations in order

$$\frac{}{x := v, s \xrightarrow{t:W_{xv}} \text{skip}, s} \text{T-Store}$$

$$\frac{}{r := x, s \xrightarrow{t:R_{xv}} \text{skip}, s[r \mapsto (v)]} \text{T-Load}$$

and rules for composition and local (silent) transitions

Sequential Consistency, Operationally – 2

Storage subsystem: state is just a

Memory $M : loc \rightarrow val$

$$\frac{}{M \xrightarrow{t:W_{xv}} M[x \mapsto v]} \text{SCS-Store}$$

$$\frac{M(x) = v}{M \xrightarrow{t:R_{xv}} M} \text{SCS-Load}$$

Thread and storage subsystems synchronise when their labels match
(and can take silent transitions when they are unlabelled transitions)

Same thread subsystem as in SC

Storage subsystem: store is a combination of

- Memory $M : loc \rightarrow val$
- Buffers $B : threadid \rightarrow (loc \times val)^*$

x86-TSO, Operationally – 2

Important storage subsystem rules:

$$\frac{}{\langle M, B \rangle \xrightarrow{t:W_{xv}} \langle M, B[t \mapsto \langle x, v \rangle \cdot B(t)] \rangle} \text{TSOS-Store}$$

$$\frac{B(t) = b \cdot \langle x, v \rangle}{\langle M, B \rangle \xrightarrow{\epsilon} \langle M[x \mapsto v], B[t \mapsto b] \rangle} \text{TSOS-Mem}$$

$$\frac{M(x) = v \quad B(t) \text{ is free of loc } x}{\langle M, B \rangle \xrightarrow{t:R_{xv}} \langle M, B \rangle} \text{TSOS-LoadMem}$$

$$\frac{B(t) = b_1 \cdot \langle x, v \rangle \cdot b_2 \quad b_2 \text{ is free of loc } x}{\langle M, B \rangle \xrightarrow{t:R_{xv}} \langle M, B \rangle} \text{TSOS-LoadBuf}$$

- Can be much more abstract in modeling
- Axiomatic (or declarative) models are very different in style

Axiomatic Models

- Can be much more abstract in modeling
- Axiomatic (or declarative) models are very different in style
- The idea: consider **candidate executions** of a program, containing all events (memory events) in one execution
- Have a set of **rules (axioms)** to say if each such is legal

Axiomatic Models

- Can be much more abstract in modeling
- Axiomatic (or declarative) models are very different in style
- The idea: consider **candidate executions** of a program, containing all events (memory events) in one execution
- Have a set of **rules (axioms)** to say if each such is legal
- Turns out most axioms can be phrased as rules over **binary relations** and their composition (algebra of relations)

Candidate Executions - Part 1

A candidate execution is: a set of memory events (stores, loads, fences etc), together with ...

the memory events corresponding to a complete execution path through each thread

with loads getting *some* values

Illustration

$x = y = 0$ initially

Thread 0	Thread 1
$x := 1$	$y := 1$
$r_0 := y$	$r_1 := x$

Execution 1

Execution 2

...

$i:W x 0$ • • $i:W y 0$

$i:W x 0$ • • $i:W y 0$

$0: W x 1$ •

• $1: W y 1$

$0: W x 1$ •

• $1: W y 1$

$0: R y 0$ •

• $1: R x 0$

$0: R y 1$ •

• $1: R x 42$

Candidate Executions - Part 2

A candidate execution is: a set of memory events (stores, loads, fences etc), together with **relations**:

- program-order (po);
- reads-from (rf);
- ...


Reads-from relates a Store to a Load that gets its value

Illustration – 2


$x = y = 0$ initially

Thread 0	Thread 1
$x := 1$	$y := 1$
$r_0 := y$	$r_1 := x$

Execution 1



Execution 2



...

An axiomatic SC model

Suppose E is a candidate execution

If there is a total order S on the events of E ;

such that $E.po \subseteq S$; and

$E.rf \subseteq S$; and

if $(W, R) \in E.rf$ then there is no $W' \neq W$ to the same location between W and R in S ;

then E is SC-consistent

Basically Lamport's definition: "some sequential order, respecting the order specified by the program."

Execution Candidate (last piece): Coherence Order

Coherence order (co): For every location, a linear order of stores *to that location*

All common hardware platforms ensure there is one such order per location such that all observations are consistent with the order

...Because hardware (cache protocols) are designed for this

Coherence implications

This leads to an important *derived* relation:

$$\mathbf{fr} \equiv \mathbf{rf}^{-1}; \mathbf{co}$$

Intuition: reads-before in coherence order

An alternative axiomatic SC model

Suppose E is a candidate execution

If $(E.po \mid E.rf \mid E.co \mid E.fr)^*$ is acyclic,

then E is SC-consistent


Equivalent to Lamport's definition

Alternative model advantages

Phrased as an acyclicity check

This lets us generate tests which have cycles in certain relations

The diy7 tool will let us generate litmus tests from such a definition




Alternative model advantages

Phrased as an acyclicity check

This lets us generate tests which have cycles in certain relations

The diy7 tool will let us generate litmus tests from such a definition



Axiomatic Models

- Easier to state
- Checking behaviour is easier
- Entire executions; modularising is not obvious

Operational Models

- State machine intuition
- Abstracts machine behaviour
- Can perform incremental calculation

Relating the Models

Naturally, want both styles

...and want them to be equivalent

Operationally allowed behaviours should *all* be axiomatically allowed
(look at traces)

Axiomatically allowed behaviours should *all* be operationally allowed
(use nondeterminism in operational models)

An axiomatic x86-TSO model

x86-TSO has a more complex (than SC) model, *but not much more*

Essentially have to account for:

- Store-to-Load on same thread is not part of globally enforced order
- Loads get ordered only if they see a value from other threads
- Same-thread coherence violations are not allowed
- Fences order everything before to everything after

See `x86tso.cat` distributed with `herd7` for more details

Outline

- 1 Introduction
- 2 SC and x86-TSO Memory Models
- 3 ARM, Power, RISC-V Memory Models
- 4 Programming Language Memory Models: C11 and Release Acquire
- 5 What next? Reasoning over Weak Memory Models

Weaker memory models

- x86-TSO is a relatively strong memory model
- SPARC is similar

- IBM Power much weaker (more interesting)
- ARM similar (since ARMv8 stronger in a particular way)
- RISC-V “RVWMO” similar to ARMv8

Litmus test: Message Passing (MP)

Initially: <code>d = 0; f = 0;</code>	
Thread 0	Thread 1
<code>d := 1;</code> <code>f := 1;</code>	<code>while (f == 0)</code> <code> {};</code> <code>r := d;</code>
Finally: <code>r = 0 ??</code>	

- Forbidden on SC
- Forbidden on x86-TSO
- Observed on Power7 (1.7G/167G)
- ...and on ARM Tegra3 (138k/16M)

Three possible explanations (at least):

- Thread core execution does stores out of order
- Stores propagate between threads out of order
- Thread core execution does loads out of order

Power and ARM and RISC-V can do *all three*

Initially: $x = 0; y = 0;$	
Thread 0	Thread 1
$r_0 := y;$ $x := 1;$	$r_1 := x;$ $y := 1;$
Finally: $r_0 = 1 \wedge r_1 = 1$??	

- SC and TSO forbid this
- ARM, Power, RISC-V allow this
- ...though current hardware do not show this

- All these architectures have a *full* fence like MFENCE
- But also weaker fences which are (usually) cheaper to only stop some reorderings
- Power: `lwsync` only orders stores-to-stores, loads-to-loads and stores; `eieio` only orders stores-to-stores
- ARM: `dmb.ld` only orders loads-to-loads and stores; `dmb.st` only orders stores-to-stores
- RISC-V: `fence p,s` for all combinations $p, s \subseteq r, w$

Dependencies

In MP, if the stores are somehow stopped from being reordered (store-store fence), load reordering can still show us the questionable result

But usually, algorithms are written with some dependencies (when you do a load and use the resulting value)

Some (but not all) dependencies are guaranteed to be respected by hardware

...and some code (e.g. Linux RCU) does really depend on this

Address Dependency

value read by one load is used to calculate *address* of subsequent load/store

Data Dependency

value read by one load is used to calculate *value* of subsequent store

Address Dependency

value read by one load is used to calculate *address* of subsequent load/store

Data Dependency

value read by one load is used to calculate *value* of subsequent store

Control Dependency

value read by one load is used to calculate *whether to perform* subsequent events

Dependencies

Address Dependency

value read by one load is used to calculate *address* of subsequent load/store

Data Dependency

value read by one load is used to calculate *value* of subsequent store

Control Dependency

value read by one load is used to calculate *whether to perform* subsequent events

Control-Isync Dependency

value read by one load is used to calculate *whether to perform* subsequent events, with intervening `isync`

Dependencies

Address Dependency

value read by one load is used to calculate *address* of subsequent load/store

Data Dependency

value read by one load is used to calculate *value* of subsequent store

Control

value read by one load is used to calculate *control* events

- Sometimes naturally in algorithm
- “Fake” dependencies respected as well

Control-Isync Dependency

value read by one load is used to calculate *whether to perform* subsequent events, with intervening `isync`

Microarchitectural explanation

- **Address dependency** means the subsequent memory event cannot be issued by the thread
- **Data dependency** means the subsequent store cannot be issued by the thread
- **Control dependency** is respected for loads-to-store, as stores are not speculated;
...but loads are (observably!) speculated by branch prediction;
load-to-load not respected
- **Control-isync dependency** is respected (all speculation is stopped)

Doing MP on POWER: MP+lwsync+ctrlisync

Initially: <code>d = 0; f = 0;</code>	
Thread 0	Thread 1
<code>st d 1;</code> <code>lwsync;</code> <code>st f 1;</code>	<code>loop: ld f rtmp;</code> <code> cmp rtmp 0;</code> <code> beq loop;</code> <code>isync;</code> <code>ld d r;</code>
Finally: <code>r = 0 ??</code>	

- Forbidden (and not observed) on POWER7, and ARM
- `lwsync` prevents store-store reordering
- `control-isync dependency` prevents load speculation

(Unlike x86-TSO)

Power/ARM/RISC-V have *very* interesting thread subsystems

- Allow reordering of memory accesses to different locations
- Allow speculation past branches not (yet) known to be taken
- Pay attention to dependencies
- **Forbid** reordering across fences of appropriate kinds

Inter-thread communication

In x86-TSO, once a store becomes visible to **one** other thread, it becomes visible to **all** other threads

On Power, that is *not necessarily* the case

Technically called lack of **Multi-copy Atomicity**

Litmus test: Iterated Message Passing (WRC)

Initially: $d = 0; f = 0;$		
Thread 0	Thread 1	Thread 2
$d := 1;$	$\text{while } (d == 0)$ $\{ \};$ $f := 1;$	$\text{while } (f == 0)$ $\{ \};$ $\text{isync}();$ $r := d;$
Finally: $r = 0$??		

- The dependencies forbid in-thread reordering
- Observed on Power

Litmus test: Iterated Message Passing (WRC)

Initially: $d = 0; f = 0;$		
Thread 0	Thread 1	Thread 2
$d := 1;$	$\text{while } (d == 0)$ $\{ \};$ $f := 1;$	$\text{while } (f == 0)$ $\{ \};$ $\text{isync}();$ $r := d;$
Finally: $r = 0$??		

- The dependencies forbid in-thread reordering
- Observed on Power
- Store on d making its way to Thread 1 does not mean it has *also* made its way to Thread 2

Cumulativity in non-Multi-Copy-Atomicity

To restore SC, fences have to do more than just stop reordering

“It’s not just reordering”

Have to make sure current thread-local view is transferred with fence

Hardware folk like to call this “cumulative barriers”

For Power, the storage subsystem can just be combination of each thread's local view of memory

Together with point-to-point communication
(no single point of truth aka memory)

Multi-Copy Atomicity

ARM used to be (ARMv7) non-multi-copy-atomic in architecture

Since ARMv8, now multi-copy atomic

Turns out their implementations were not utilising the freedom of the specification

...and they think it is unnecessary

Outline

- 1 Introduction
- 2 SC and x86-TSO Memory Models
- 3 ARM, Power, RISC-V Memory Models
- 4 Programming Language Memory Models: C11 and Release Acquire
- 5 What next? Reasoning over Weak Memory Models

Program in higher level languages... are you safe?

- ① Has to be compiled to run on hardware
- ② *Furthermore*, compiler can optimise as well

Message Passing, Again

Initially:	<code>data = 0; flag = 0;</code>	
	Thread 0	Thread 1
	<code>data = 1;</code> <code>flag = 1;</code>	<code>r₀ = data;</code> <code>while (flag == 0)</code> <code>{}</code> ; <code>r = data;</code>
Finally:	<code>r = 0</code>	

Message Passing, Again


Initially: data = 0; flag = 0;	
Thread 0	Thread 1
data = 1; flag = 1;	r ₀ = data; while (flag == 0) {}; r = r ₀ ;
Finally: r = 0	

- Compiler doing Common Subexpression Elimination
- Can produce unexpected results *even on SC hardware*

Data Race Free Models

Should you even be writing programs like that?

Idea: No! Programmer mistake to write **Data Races**



Basis of C11 Concurrency

DRF as a programming model

Programs that do not have races (race-free) have only SC behaviour

Programs that have a race in some execution are **Bad**

In C/C++ terms, **undefined behaviour**

Well, how do you avoid races?

Option 1: Only do “normal” shared-memory accesses guarded by mutexes/locks

- But how do we program locks?
- How about optimisations?

Option 2: Syntactically mark synchronisation accesses

- Since C11/C++11 called atomic accesses
- `..._Atomic (Node *) t` in C, or `std::atomic<Node *> t` in C++;
- These are treated specially by compilers

What about low-level algorithms?

C11 introduces marked **atomic** operations

Races on these are ignored

Can be given parameters (strengths)

- Sequentially consistent (the default)
- Release; Acquire; AcqRel
- Consume
- Relaxed

Happens-before

The C11 model is phrased as an axiomatic model

...with the key relation called **happens-before**

Nonatomic accesses unrelated by happens-before are data races (UB)

Relaxed accesses do not create happens-before, but do not create data races

Release and Acquire

Happens-before between unlocks and subsequent locks

This is a very common pattern

Essentially, transfer view of one thread at the lock **release** to the thread **acquiring** the lock

Release-acquire synchronisation abstracts this phenomenon (when an **acquire** atomic load reads-from a **release** atomic store)

MP in C11: mark atomics

Mark atomic variables (accesses have memory order parameter)

Initially:	<code>d = 0; f = 0;</code>	
Thread 0	Thread 1	
<code>d.store(1,rlx);</code> <code>f.store(1,rlx);</code>	<code>while (f.load(rlx) == 0)</code> <code>{}</code> ; <code>r = d.load(rlx);</code>	
Finally: <code>r = 0 ??</code>		

- (Forbidden on SC) (also forbidden on TSO)
- Defined, and possible, in C/C++11
- Allows for hardware (and compiler) optimisations

MP in C11 (contd.): release-acquire synchronisation

Mark release stores and acquire loads

Initially:	$d = 0; f = 0;$	
Thread 0	Thread 1	
<code>d.store(1,rlx);</code> <code>f.store(1,rel);</code>	<code>while (f.load(acq) == 0)</code> <code>{}</code> ; <code>r = d.load(rlx);</code>	
Finally: $r = 0$??		

- Forbidden in C/C++11 due to release-acquire synchronisation
- Implementation must ensure result not observed

Outline

- 1 Introduction
- 2 SC and x86-TSO Memory Models
- 3 ARM, Power, RISC-V Memory Models
- 4 Programming Language Memory Models: C11 and Release Acquire
- 5 What next? Reasoning over Weak Memory Models

Can we implement the C11 model on hardware?

We can now prove correctness of implementation schemes

Compilers require this (they earlier sometimes got it wrong)

Shows correspondence of notions

- Release-acquire synchronisation \mapsto lwsync and ctrlisync
- Transitive part of happens-before \mapsto cumulativity
- ...

- Model checking of code is mature technology
- In the concurrent setting, can detect race bugs (but state-space explosion problems)
- What happens with weak memory?

- Considering interleavings not sufficient
- Operational models can be explored (nondeterministic interleavings of transition systems)
- ...but state space has lots of (unnecessary?) machinery

- Hoare-style assertion reasoning is mainstay of program verification
- Concurrent Separation Logic is a huge success story in concurrent verification
- The standard “heap model” assumes SC
- Not sound for weak memory

Program Logics over Weak Memory

- Can adapt heap model to weak memory (most successful for TSO-like models)
- Can transfer ideas in the opposite way: Release-Acquire is transferring a “view”
- Basis of several RA style logics (work ongoing to scale up to C11)

Much Exciting Research to be Done!

Thank you!