F28HS Hardware-Software Interface: Systems Programming

Hans-Wolfgang Loidl

School of Mathematical and Computer Sciences, Heriot-Watt University, Edinburgh



Semester 2 - 2018/19

⁰ No proprietary software	has been used in producing the	nese slides	HERIOT WATT
Hans-Wolfgang Loidl (Heriot-Watt Univ)	F28HS Hardware-Software Interface	2018/	19 1/26

Lecture 10: Revision



3/26

Lec 10: Revision

Outline

1	Lecture 1: Introduction to Systems Programming		
2	Lecture 2: Systems Programming with the Raspberry Pi		
3	 Lecture 3: Memory Hierarchy Memory Hierarchy Principles of Caches 		
4	 Lecture 4: Programming external devices Basics of device-level programming 		
5	Lecture 5: Exceptional Control Flow		
6	 Lecture 6: Computer Architecture Processor Architectures Overview Pipelining 		
7	Lecture 7: Code Security: Buffer Overflow Attacks		
8	Lecture 8: Interrupt Handling		
9	Lecture 9: Miscellaneous Topics		
10	Lecture 10: Revision		HERIOT WATT
Hans	-Wolfgang Loidl (Heriot-Watt Univ) F28HS Hardware-Software Interface	2018/19	2 / 26

A simple picture of the CPU



- The ALU executes arithmetic/logic operations with arguments in registers
- Load and store instructions move data between memory and registers

HERIOT WATT

Three-stage pipelined computation hardware



The computation is split into stages A, B, and C. The stages for different instructions can be executed in an overlapping way.

⁰ From Bryant, Chapter 4			WATT
Hans-Wolfgang Loidl (Heriot-Watt Univ)	F28HS Hardware-Software Interface	Lec 10: Revision	5/26

Pipelining and branches

- How can a pipelined architecture deal with conditional branches?
- In this case the processor doesn't know the successor instruction until further down the pipeline.
- To deal with this, modern architectures perform some form of branch prediction in hardware.
- There are two forms of branch prediction:
 - static branch prediction always takes the same guess (e.g. guess) always taken)
 - dynamic branch prediction uses the history of the execution to take better guesses
- Performance is significantly higher when branch predictions are correct
- If they are wrong, the processor needs to stall or inject bubbles HERIO into the pipeline

Stages of executing an assembler instruction

Processing an assembler instruction involves a number of operations:

- Fetch: The fetch stage reads the bytes of an instruction from memory, using the program counter (PC) as the memory address.
- 2 Decode: The decode stage reads up to two operands from the register file.
- Execute: In the execute stage, the arithmetic/logic unit (ALU) either performs the operation specified by the instruction, computes the effective address of a memory reference, or increments or decrements the stack pointer.
- Memory: The memory stage may write data to memory, or it may read data from memory.
- Write back: The write-back stage writes up to two results to the register file.
- **OPC update:** The PC is set to the address of the next instruction.

NB: The processing depends on the instruction, and certain stages may not be used.

Hans-Wolfgang Loidl (Heriot-Watt Univ)

Example: bad branch prediction

	.glo	bal _	_start		
	.text	t			
_start:	MOVS	R1,	, #0	Ø	<u>load</u> 0 =>
	LSR	R1,	#1	Ø	LSR yields zero =>
	BNE	tar	get	Ø	Not taken
	MOV	R0,	# O	Ø	fall through
	MOV	R7,	#1		
	SWI	0			
target:	MOV	R0,	#1	Ø	<pre>return: branch taken?</pre>
	MOV	R7,	#1		
	SWI	0			

Branch prediction: we assume the processor takes an always taken policy, i.e. it always assumes that that a branch is taken

NB: the conditional branch (BNE) will NOT be taken, because the right shift (LSR) will set the zero flag according to the right-most bit, which is or 0 in this case. This is a deliberately bad example for the branch Hans-Wolfgang Loidl (Heriot-Watt Univ)

Lec 10: Revision

6/26

Example: good branch prediction

.text

_start:	MOVS	R1,	#1	Q	<u>load</u> 1 :	=>	
	LSR	R1, #	ŧ1	G	LSR yie	lds one	=>
	BNE	targe	et	g	Branch	taken	
	MOV	R0, #	ŧ0	G	fall th	rough	
	MOV	R7, #	ŧ1				
	SWI	0					
target:	MOV	R0, #	ŧ1	g	return:	branch	taken?
	MOV	R7, #	ŧ1				
	SWI	0					

Branch prediction: we assume the processor takes an always taken policy, i.e. it always assumes that that a branch is taken

NB: now the conditional branch (BNE) WILL be taken, because the right shift (LSR) will set the zero flag according to the right-most bit, which is 1 in this case. This is better for the branch predictor and gives better performance.

Performance: good vs bad branch prediction

We now measure the performance of doing these two versions inside two nested loops (0x10000 iterations, each). Bad Case: branch NOT taken:

```
> hawopi[171](4.2)> as -o bonzo15.o bonzo15.s
> hawopi[172](4.2)> ld -o bonzo15 bonzo15.o
> hawopi[173](4.2)> time ./bonzo15
real 0m36.188s
user 0m34.900s
sys 0m0.090s
> hawopi[174](4.2)> echo $?
0
```

NB: a difference in runtime of ca. 16.8%

HERIOT WATT

11/26

Performance: good vs bad branch prediction

We now measure the performance of doing these two versions inside two nested loops (0×10000 iterations, each). Good Case: branch taken:

```
> hawopi[167](4.2)> as -o bonzol5.o bonzol5.s
> hawopi[168](4.2)> ld -o bonzol5 bonzol5.o
> hawopi[169](4.2)> time ./bonzol5
real 0m30.091s
user 0m29.980s
sys 0m0.000s
> hawopi[170](4.2)> echo $?
1
```

Hans-Wolfgang Loidl (Heriot-Watt Univ)

Hans-Wolfgang Loidl (Heriot-Watt Univ)

Processing mispredicted branch instructions.



- Predicting "branch taken", instruction 0x014 is fetched in cycle 3, and instruction 0x018 is fetched in cycle 4.
- In cycle 4 the branch logic detects that the branch is **not** taken
- It therefore abandons the execution of 0x014 and 0x018 by injecting bubbles into the pipeline.
- The result will be as expected, but performance is sub-optimal!

HERIOT WAT 1

10/26

Lec 10: Revision

The Current Program Status Register (CPSR)

The Current Program Status Register (CPSR) contains flags (V, Z, N, C) that are set by certain assembler instructions. For example, the CMP R0, R1 instruction compares the values of registers R0 and R1 and sets the zero flag (Z) if R0 and R1 are equal.

Figure 3-6 shows the	e bit assignments in the CPSR.		
31 27 26 25 24 N Z C V Q [1:0] J	23 20 19 16 15 10 9 8 Reserved GE[3:0] TT[7:2] E A	7 6 5 4 0 I F T M[4:0]	
		Figure 3-6 CPSR bits	
			HERIO
⁰ See ARM's Programme	r Guide, p. 3-8		UNIVERSI
Hans-Wolfgang Loidl (Heriot-Watt Univ)	F28HS Hardware-Software Interface	Lec 10: Revisio	n 13/26

Discussion

As we move from the top of the hierarchy to the bottom, the devices become **slower**, **larger**, **and less costly** per byte.

The main idea of a memory hierarchy is that storage at one level serves as a cache for storage at the next lower level.

Using the different levels of the memory hierarchy efficiently is crucial to achieving high performance.

Access to levels in the hierarchy can be explicit (for example when using OpenCL to program a graphics card), or implicit (in most other cases).

Caches and Memory Hierarchy



Importance of Locality

Being able to look at code and get a qualitative sense of its locality is a key skill for a professional programmer!

Which of the following two version of sum-over-matrix has better locality (and performance):

Traversal by rows:	Traversal by columns:
int i, j; ulong sum;	int i, j; ulong sum;
for (i = 0; i <n; i++)<="" td=""><td>for (j = 0; j<n; j++)<="" td=""></n;></td></n;>	for (j = 0; j <n; j++)<="" td=""></n;>
for (j = 0; j <n; j++)<="" td=""><td>for (i = 0; i<n; i++)<="" td=""></n;></td></n;>	for (i = 0; i <n; i++)<="" td=""></n;>
<pre>sum += arr[i][j];</pre>	<pre>sum += arr[i][j];</pre>



HERIOT

15/26

Lec 10: Revision

The high-level picture



- From the main chip of the RPi2 we want to control an (external) device, here an LED.
- We use one of the GPIO pins to connect the device.
- Logically we want to send 1 bit to this device to turn it on/off.

BCM2825	CDIO	Poriphoral	
		renuneia	5

Base adress: 0x3F000000

Hans-Wolfgang Loidl (Heriot-Watt Univ)

0	CDECEI	Pins 0-9	(3-bits per pip)
5	GFFSEL	Pins 50-53	(5-bits per pin)
7 8	GPSET	Pins 0-31 Pins 32-53	(1-bit per pin)
10 11	GPCLR	Pins 0-31 Pins 32-53	(1-bit per pin)
13 14	GPLEV	Pins 0-31 Pins 32-53	(1-bit per pin)

The meaning of the registers is (see p90ff of BCM2835 ARM peripherals):

- GPFSEL: function select registers (3 bits per pin); set it to 0 for input, 1 for output; 6 more alternate functions available
- GPSET: set the corresponding pin
- GPCLR: clear the corresponding pin
- GPLEV: return the value of the corresponding pin

Lec 10: Revision

17/26

HERIOT

19/26



Programmatically we achieve that, by

Hans-Wolfgang Loidl (Heriot-Watt Univ)

- memory-mapping the address space of the GPIOs into user-space
- now, we can directly access the device via memory read/writes
- we need to pick-up the meaning of the peripheral registers from the BCM2835 peripherals sheet

GPIO Register Assignment

Address	Field Name	Description	Size	Read/ Write
0x 7E20 0000	GPFSEL0	GPIO Function Select 0	32	R/W
0x 7E20 0000	GPFSEL0	GPIO Function Select 0	32	R/W
0x 7E20 0004	GPFSEL1	GPIO Function Select 1	32	R/W
0x 7E20 0008	GPFSEL2	GPIO Function Select 2	32	R/W
0x 7E20 000C	GPFSEL3	GPIO Function Select 3	32	R/W
0x 7E20 0010	GPFSEL4	GPIO Function Select 4	32	R/W
0x 7E20 0014	GPFSEL5	GPIO Function Select 5	32	R/W
0x 7E20 0018	-	Reserved	-	-
0x 7E20 001C	GPSET0	GPIO Pin Output Set 0	32	w
0x 7E20 0020	GPSET1	GPIO Pin Output Set 1	32	w
0x 7E20 0024	-	Reserved	-	-
0x 7E20 0028	GPCLR0	GPIO Pin Output Clear 0	32	w
0x 7E20 002C	GPCLR1	GPIO Pin Output Clear 1	32	w
0x 7E20 0030	-	Reserved	-	-

<u>The GPIO has 48 32-bit registers (RPi2; 41 for RPi1).</u> ⁰See BCM Peripherals Manual, Chapter 6, Table 6.1

20/26

Lec 10: Revision

Lec 10: Revision

18/26

GPIO Register Assignment

GPIO registers (Base address: 0x3F200000)

		-																					_
	GPFSE	EL0	0:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12
	GPFSE	EL1	1:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12
	GPFSE	L2	2:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12
	GPFSE	EL3	3:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12
	GPFSE	EL4	4:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12
	GPFSE	EL5	5:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12
	—		6:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12
	GPFSE	T0	7:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12
	GPFSE	T1	8:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12
	—		9:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12
	GPFCL	.R0	10:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12
	GPFCL	.R1	11:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12
	—		12:	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12
_					-																HEI IIIII V	RIOT VATT	
	⁰ See B	CM P	eriph	nera	ıls, (Cha	pter	· 6, '	Tab	le 6	.1										182 ()	IIVERSITY	
ła	ans-Wolfgang L	oidl (He	eriot-W	att Ur	niv)		=28H	S Har	dware	e-Soft	ware	Interf	ace				Lec	10: F	Revisi	on	21	/ 26	

Accessing a GPIO Pin

- Now we want to control the on-chip LED, called ACT, that normally indicates activity.
- The pin number of this device on the RPi2 is: 47
- We need to calculate registers and bits corresponding to this pin
- The **GPFSEL** register for pin 47 is 4 (per docu, this register covers pins 40-49 (Tab 6-6, p. 94)
- For each register 3 bits are used to select the function of that pin: bits 0–2 for register 40 etc
- Thus, bits 21–23 cover register 47 (7×3)
- The function that we need to select is OUTPUT, which is encoded as the value 1
- We need to write the value 0x01 into bits 21-23 of register 4

HERIOT WATT

23/26

Locating the GPFSEL register for pin 47 (ACT)

Bit(s)	Field Name	Description	Туре	Reset
31-30		Reserved	R	0
29-27	FSEL49	FSEL49 - Function Select 49 000 = GPIO Pin 49 is an input 001 = GPIO Pin 49 is an output 100 = GPIO Pin 49 kes alternate function 0 101 = GPIO Pin 49 takes alternate function 1 110 = GPIO Pin 49 takes alternate function 2 111 = GPIO Pin 49 takes alternate function 3 011 = GPIO Pin 49 takes alternate function 4 010 = GPIO Pin 49 takes alternate function 3	R/W	0
26-24	FSEL48	FSEL48 - Function Select 48	R/W	0
23-21	FSEL47	FSEL47 - Function Select 47	R/W	0
20-18	FSEL46	FSEL46 - Function Select 46	R/W	0
17-15	FSEL45	FSEL45 - Function Select 45	R/W	0
14-12	FSEL44	FSEL44 - Function Select 44	R/W	0
11-9	FSEL43	FSEL43 - Function Select 43	R/W	0
8-6	FSEL42	FSEL42 - Function Select 42	R/W	0
5-3	FSEL41	FSEL41 - Function Select 41	R/W	0
2-0	FSEL40	FSEL40 - Function Select 40	R/W	0

Hans-Wolfgang Loidl (Heriot-Watt Univ) F28HS Hardware-Software Interface Lec 10: Revision 22 / 26

HERIOT

⁰See BCM Peripherals Manual, Chapter 6, Table 6.1

Accessing GPIO Pin 47

- We want to construct C code to write the value 0x01 into bits 21–23 of register 4
- What's the address of register 4 relative to the base address in gpio? Answer: gpio+4
- How do we read the current value from this register? Answer: * (gpio+4)
- How do we blank out bits 21–23 from this register?
 Answer: * (gpio + 4) & ~ (7 << 21)
 C code: 7



GPIO programming

Summary

- The previous slides discussed how to control an LED with a GPIO pin.
- Similar code is used to use a button as an input device, and to read a bit from the right GPIO pin
- For the exam you need to understand the main steps that are needed
- You must be able to perform the above steps to explain, e.g. how to set the mode of a pin
- The LCD device is controlled in a similar way, but always sending 8 bits as the byte to be displayed.
- You should expect specific code questions about GPIO programming, either in C or Assembler

Hans-Wolfgang Loidl (Heriot-Watt Univ) F28HS Hard

Lec 10: Revision 25 / 26

HERIOT

- Check the detailed tutorial slides about controlling external devices
- Look-up the sample sources (both C and Asm) for the tutorials
- You need to have a **solid understanding of this code** and be able to answer questions about it!
- Focus on the main concepts that we covered in the lectures:
 - Computer architecture, in particular pipelining
 - Memory hierarchy, in particular caching
- You need to be able to explain how these concepts impact performance of some sample programs.

HERIOT WATT

26/26

Lec 10: Revision

• Be prepared for small-scale coding questions

Hans-Wolfgang Loidl (Heriot-Watt Univ)