F28HS Hardware-Software Interface: Systems Programming

Hans-Wolfgang Loidl

School of Mathematical and Computer Sciences, Heriot-Watt University, Edinburgh



Semester 2 — 2018/19

⁰ No proprietary software	has been used in producing th	nese slides	HERIOT WATT
Hans-Wolfgang Loidl (Heriot-Watt Univ)	F28HS Hardware-Software Interface	2018	/19 1 / 40

Lecture 7. Interrupt Handling

Outline Lecture 1: Introduction to Systems Programming Lecture 2: Systems Programming with the Raspberry Pi Lecture 3: Memory Hierarchy Memory Hierarchy Principles of Caches Lecture 4: Programming external devices Basics of device-level programming Lecture 5: Exceptional Control Flow Lecture 6: Computer Architecture Processor Architectures Overview Pipelining Lecture 7: Code Security: Buffer Overflow Attacks Lecture 8: Interrupt Handling Lecture 9: Miscellaneous Topics

What are interrupts and why do we need them?

- In order to deal with internal or external events, abrupt changes in control flow are needed.
- Such abrupt changes are also called exceptional control flow (ECF).
- The system needs to take special action in these cases (call interrupt handlers, use non-local jumps)

3/40

(1)

5

8

9

Lecture 10: Revision Hans-Wolfgang Loidl (Heriot-Watt Univ)

Hans-Wolfgang Loidl (Heriot-Watt Univ)

⁰Lecture based on Bryant and O'Hallaron, Ch 8

HERIOT WATT

HERIOT

2/40

2018/19

An abrupt change to the control flow is called **exceptional control** flow (ECF).

ECF occurs at different levels:

- hardware level: e.g. arithmetic overflow events detected by the hardware trigger abrupt control transfers to exception handlers
- operating system: e.g. the kernel transfers control from one user process to another via context switches.
- application level: a process can send a signal to another process that abruptly transfers control to a signal handler in the recipient.

We covered the application level in a previous class, today we will focus on the OS and hardware level.

HERIOT WATT

Lec 7: Interrupt Handling

Hans-Wolfgang Loidl (Heriot-Watt Univ) F28HS Hardware-Software Inter

Reminder: Interface to C library functions

getitimer, setitimer - get or set value of an interval timer

```
#include <sys/time.h>
```

setitimer sets up an interval timer that issues a signal in an interval specified by the *new_value* argument, with this structure:

```
struct itimerval {
    struct timeval it_interval; /* next value */
    struct timeval it_value; /* current value */
    };
    struct timeval {
        time_t tv_sec; /* seconds */
        suseconds_t tv_usec; /* microseconds */
    };
Hans-Wolfgang Loid (Heriot-Watt Univ) F28HS Hardware-Software Interface Lec 7: Interrupt Handling 7/40
```

Timers with assembler-level system calls

We have previously used C library functions to implement timers. We will now use the ARM assembler SWI command that we know, to trigger a system call to *sigaction*, *getitmer* or *setitimer*. The corresponding codes are¹:

- sigaction: 67
- setitimer: 104
- getitmer: 105

The arguments to these functions need to be in registers: R0, R1, R2, etc

¹ See Smith, Appendix B "Raspbian System Calls"			
Hans-Wolfgang Loidl (Heriot-Watt Univ)	F28HS Hardware-Software Interface	Lec 7: Interrupt Handling	6 / 40

Reminder: Setting-up a timer in C

Signals (or software interrupts) can be programmed on C level by associating a C function with a signal sent by the kernel. *sigaction* - examine and change a signal action

The sigaction structure is defined as something like:

struct	sigaction	{		
	void	(*sa_handler)(int);	
	void	(*sa_sigaction)	(int, siginfo_t	*,
	vc	oid *);		
	sigset	_t sa_mask;		
	int	sa_flags;		
	void	(*sa_restorer)	(void);	
B: the sa_s	igaction f	eld defines the action	ło be performed wh	nen
ne signal wit	h the id in si	gnum is sent.		HERIC
¹ See man s:	igaction			SP UNITER
ns-Wolfgang Loidl(He	eriot-Watt Univ) F	28HS Hardware-Software Interface	Lec 7: Interrupt Handling	8 / 40

Timers with assembler-level system calls

We will now use the ARM assembler SWI command that we know, to trigger a system call to sigaction, getitmer or setitimer. The corresponding codes are²:

- sigaction: 67
- setitimer: 104
- getitmer: 105

The arguments to these functions need to be in registers: R0, R1, R2, etc

² See Smith, Appendix B "Raspbian System Calls"			
Hans-Wolfgang Loidl (Heriot-Watt Univ)	E28HS Hardware-Software Interface	Lec 7: Interrupt Handling	9/40

Our own getitimer function

<pre>static inline int getitimer_asm(int which, struct itimerual repurp value) (</pre>
int res:
asm(/* inline assembler version of performing a system
call to GETITIMER */
"\tBbonzo105\n"
"_bonzo105:_NOP\n"
"\tMOV_R0,_%[which]\n"
"\tLDR_R1,_%[buffer]\n"
"\tMOV_R7,_%[getitimer]\n"
"\tSWI_0\n"
"\tMOV_%[result],_R0\n"
: [result] "=r" (res)
: [buffer] "m" (curr_value)
, [which] "r" (ITIMER_REAL)
, [getitimer] "r" (GETITIMER)
: "r0", "r1", "r7", "cc");
}
Hans-Wolfgang Loidl (Heriot-Watt Univ) F28HS Hardware-Software Interface Lec 7: Interrupt Handling 11 / 40

Example: Timers with assembler-level system calls

We need the following headers:

<pre>#include <signal.h></signal.h></pre>			
tinglude (stdie b)			
#include <staio.n></staio.n>			
<pre>#include <stdint.h></stdint.h></pre>			
<pre>#include <string.h></string.h></pre>			
<pre>#include <svs pre="" time.<=""></svs></pre>	h>		
// sytem call codes			
// Sycem Call Codes	0.4		
#define SETITIMER 1	04		
#define GETITIMER 1	05		
#define SIGACTION 6	7		
// in micro-sec			
	0		
#define DELAY 25000	0		
			HERIOT
² Sample source itimer21	<u> </u>		WATT
Hans Walfages Loid (Hariet Watt Liniv)	E2945 Hardwara Softwara Interface	Loo 7: Interrupt Handling	10/40
Hans-wongang Loidr (Henol-wall Univ)	rzono natuwate-Soltware Interface	Lec 7. Interrupt Handling	10/40

Our own setitimer function

<pre>static inline int setitimer_asm(int which, const stru</pre>	ct
<pre>itimerval *new_value, struct itimerval *old_value)</pre>	{
int res;	
<pre>asm(/* system call to SETITIMER */</pre>	
"\tBbonzo104\n"	
"_bonzo104:_NOP\n"	
"\tMOV_R0,_%[which]\n"	
"\tLDR_R1,_%[buffer1]\n"	
"\tLDR_R2,_%[buffer2]\n"	
"\tMOV_R7,_%[setitimer]\n"	
"\tSWI_0\n"	
"\tMOV_%[result],_R0\n"	
: [result] "=r" (res)	
: [buffer1] "m" (new_value)	
<pre>, [buffer2] "m" (old_value)</pre>	
, [which] "r" (ITIMER_REAL)	
, [setitimer] "r" (SETITIMER)	0
: "r0", "r1", "r2", "r7", "cc");	I s
t Hans-Wolfgang Loidl (Heriot-Watt Univ) F28HS Hardware-Software Interface Lec 7: Interrupt Handling	12/40

Our own sigaction function

<pre>int sigaction_asm(int signum, const struct sigaction *a</pre>	ct
<pre>, struct sigaction *oldact) {</pre>	
int res;	
<pre>asm(/* performing a syscall to SIGACTION */</pre>	
"\tBbonzo67\n"	
"_bonzo67:_NOP\n"	
"\tMOV_R0,_%[signum]\n"	
"\tLDR_R1,_%[buffer1]\n"	
"\tLDR_R2,_%[buffer2]\n"	
"\tMOV_R7,_%[sigaction]\n"	
"\tSWI_0\n"	
"\tMOV_%[result],_R0\n"	
: [result] "=r" (res)	
: [buffer1] "m" (act)	
, [buffer2] "m" (oldact)	
, [signum] "r" (signum)	
, [sigaction] "r" (SIGACTION)	OT
: "r0", "r1", "r2", "r7", "cc");	IRSTTY.
lans-Wolfgang Loidl (Heriot-Watt Univ) F28HS Hardware-Software Interface Lec 7: Interrupt Handling	3 / 40
² Sample source in itimer21.c	

Example: Timers with assembler-level system calls

```
/* Configure the timer to expire after 250 msec... */
timer.it_value.tv_sec = 0;
timer.it_value.tv_usec = DELAY;
/* ... and every 250 msec after that. */
timer.it_interval.tv_sec = 0;
timer.it_interval.tv_usec = DELAY;
/* Start a virtual timer. It counts down whenever this
    process is executing. */
setitimer_asm (ITIMER_REAL, &timer, NULL);
/* Busy loop, but accepting signals */
```

HERIOT WATT

15/40

Lec 7: Interrupt Handling

while (1) {};

²Sample source in itimer21.c

Example: Timers with assembler-level system calls

The main function is as before, using our own functions:

int main () {
 struct sigaction sa;
 struct itimerval timer;

Hans-Wolfgang Loidl (Heriot-Watt Univ)

/* Install timer_handler as the signal handler for SIGALRM. */ memset (&sa, 0, sizeof (sa)); sa.sa_handler = &timer_handler;

sigaction_asm (SIGALRM, &sa, NULL);

Lec 7: Interrupt Handling 14 / 40

HERIOT WAT T

HERIOT

16/40

Timers by probing the RPi on-chip timer

- The RPi 2 has an on-chip timer that ticks at a rate of 250 MHz
- This can be used for getting precise timing information
- (in our case) to implement a timer directly.
- As before, we need to know the base address of the timer device
- and the register assignment for this device.
- We find both in the BCM Peripherals Manual, Chapter 12, Table 12.1

GPIO Register Assignment

Example code

The Physical (hardware) base address for the system timers is 0x7E003000.

12.1 System Timer Registers

 ^{2}S

Hans-Wo

	ST Address Map		
Address Offset	Register Name	Description	Size
0x0	<u>cs</u>	System Timer Control/Status	32
Dx4	<u>CLO</u>	System Timer Counter Lower 32 bits	32
0x8	СНІ	System Timer Counter Higher 32 bits	32
Охс	<u>co</u>	System Timer Compare 0	32
0x10	<u>C1</u>	System Timer Compare 1	32
Dx14	<u>C2</u>	System Timer Compare 2	32
0x18	<u>C3</u>	System Timer Compare 3	32
BCM F	Peripherals M	anual, Chapter 12, Table 12.1	
Loidl (F	leriot-Watt Univ)	F28HS Hardware-Software Interface	Lec 7: Interrupt Hand

	Example code	
{	<pre>volatile uint32_t ts = *(timer+1); // word offset volatile uint32_t curr;</pre>	
}	<pre>while(((curr=*(timer+1)) - ts) < TIMEOUT) { / nothing */ }</pre>	′ *

To wait for TIMEOUT micro-seconds, the core code just has to read from location timer+1 to get and check the timer value.

```
#define TIMEOUT 3000000
. . .
static volatile unsigned int timerbase ;
static volatile uint32 t *timer ;
. . .
timerbase = (unsigned int)0x3F003000 ;
// memory mapping
timer = (int32 t *)mmap(0, BLOCK SIZE, PROT READ|
   PROT WRITE, MAP SHARED, fd, timerbase) ;
if ((int32_t)timer == (int32_t)MAP_FAILED)
  return failure (FALSE, "wiringPiSetup:_mmap_(TIMER)_
     failed:_%s\n", strerror (errno)) ;
else
  fprintf(stderr, "NB:_timer_=_%x_for_timerbase_%x\n",
     timer, timerbase);
As usual we memory-map the device memory into the accessible
                                                          HERIOT
WATT
```

address space. Hans-Wolfgang Loidl (Heriot-Watt Univ)

Lec 7: Interrupt Handling

18/40

HERIOT WATT

Summary

- In order to implement a time-out functionality, several mechanisms can be used:
 - C library calls (on top of Raspbian)
 - assembler-level system calls (to the kernel running inside) Raspbian)
 - directly probing the on-chip timer available on the RPi2
- We have seen sample code for each of the 3 mechanisms.
- Also, on embedded systems time-critical code is often needed, so access to a precise on-chip timer is important for many kinds of applications.

Interrupt handlers in C + Assembler



The central data structure for handling (hardware) interrupts is the **interrupt vector table** (or more generally exception table).

			HERIOT WATT
Hans-Wolfgang Loidl (Heriot-Watt Univ)	F28HS Hardware-Software Interface	Lec 7: Interrupt Handling	21 / 40

Building an Interrupt Vector Table

The relevant information for the Cortex A7 processor, used on the RPi2, can be found in the ARMv7 reference manual in Section B1.8.1 (Table B1-3).

Exception Type	Mode	VE	Normal Address
Reset	Supervisor		0x00
Undefined Instruction	Undefined		0x04
Software Interrupt (SWI)	Supervisor		0x08
Prefetch Abort	Abort		0x0C
Data Abort	Abort		0x10
IRQ (Interrupt)	IRQ	0	0x18
IRQ (Interrupt)	IRQ	1	undef
FIQ (Fast Interrupt)	FIQ	0	0x1C
FIQ (Fast Interrupt)	FIQ	1	undef

NB: each entry is 4 bytes; just enough to code a branch operation to the actual code NB: when an exception occurs the processor changes mode to the exception-specific mode

Hans-Wolfgang Loidl (Heriot-Watt Univ) F28HS Hardy

Lec 7: Interrupt Handling

23/40

We will now go through the steps of handling hardware interrupts directly in assembler.

To implement interrupt handlers directly on the RPi2 we need to:

- Build vector tables of interrupt handlers
- 2 Load vector tables
- Set registers to enable specific interrupts
- Set registers to globally enable interrupts

² Valvers: Bare Metal Programming in C (Pt4)			WATT
Hans-Wolfgang Loidl (Heriot-Watt Univ)	F28HS Hardware-Software Interface	Lec 7: Interrupt Handling	22 / 40

	r		Privileg	ed modes		
	Exception modes					
User	System	Supervisor	Abort	Undefined	Interrupt	Fast interrupt
R0	R0	R0	R0	R0	R0	R0
R1	R1	R1	R1	R1	R1	R1
R2	R2	R2	R2	R2	R2	R2
R3	R3	R3	R3	R3	R3	R3
R4	R4	R4	R4	R4	R4	R4
R5	R5	R5	R5	R5	R5	R5
R6	R6	R6	R6	R6	R6	R6
R7	R7	R7	R7	R7	R7	R7
R8	R8	R8	R8	R8	R8	R8_fiq
R9	R9	R9	R9	R9	R9	R9_fiq
R10	R10	R10	R10	R10	R10	R10_fiq
R11	R11	R11	R11	R11	R11	R11_fiq
R12	R12	R12	R12	R12	R12	R12_fiq
R13	R13	R13_svc	R13_abt	R13_und	R13_irq	R13_fiq
R14	R14	R14_svc	R14_abt	R14_und	R14_irq	R14_fiq
PC	PC	PC	PC	PC	PC	PC
CPSR	CPSR	CPSR	CPSR	CPSR	CPSR	CPSR
		0000			00000	00000

indicates that the normal register used by User or System mode has been replaced by an alternative register specific to the exception mode

Figure A2-1 Register organization

HERIOT WATT UNIVERSITY

HERIOT

Coding Interrupt Handlers

Example interrupt handler

An interrupt handler is a block of C (or assembler) code, that is called on an interrupt. The interrupt vector table links the interrupt number with the code.

We need to inform the compiler that a function should be used as an interrupt handler like this:

void f () __attribute__ ((interrupt ("IRQ")));

Other permissible values for this parameter are: IRQ, FIQ, SWI, ABORT and UNDEF.

HERIOT WATI 25 / 40

27 / 40

Lec 7: Interrupt Handling

Constructing Vector Tables

"Our vector table:"

fast_interrupt_vector

Hans-Wolfgang Loidl (Heriot-Watt Univ)

Hans-Wolfgang Loidl (Heriot-Watt Univ)	F28HS Hardware-Software Interface	Lec 7: Interrupt Handling
_interrupt_vector_h:	.word	interrupt_vector
_unused_handler_h:	.word	_reset_
_data_abort_vector_h	: .word	data_abort_vector
prefetch_abort_ve	ector	
_prefetch_abort_vecto	or_h: .word	
software_interrup	pt_vector	
_software_interrupt_v	vector_h: .word	
undefined_instruc	ction_vector	
_undefined_instruction	on_vector_h: .word	
_reset_h:	.word	_reset_
	-	
ldr pc, _fast_int	terrupt_vector_h	
ldr pc, _interrup	pt_vector_h	
ldr pc, _unused_}	handler_h	
ldr pc, _data_abo	ort_vector_h	
ldr pc, _prefetch	h_abort_vector_h	
ldr pc, _software	e_interrupt_vector_h	
ldr pc, _undefine	ed_instruction_vector_	_h
ldr pc, _reset_h		
_start:		

A very basic "undefined instruction" handler looks like this:



Constructing Vector Tables

reset:

mov	r0, #0x8	000						
mov	r1, #0x0	000						
ldmia	r0!,{r2,	r3,	r4,	r5,	r6,	r7,	r8,	r9}
stmia	r1!,{r2,	r3,	r4,	r5,	r6,	r7,	r8,	r9}
ldmia	r0!,{r2,	r3,	r4,	r5,	r6,	r7,	r8,	r9}
stmia	r1!,{r2,	r3,	r4,	r5,	r6,	r7,	r8,	r9}

NB: using tools such as gdb and objdump we know that "our" vector table is at address 0x00008000; in supervisor mode we can write to any address, so the code above moves our vector table to the start of the memory, where it should be

HERIOT WATT

The Interrupt Controller

Interrupt Control Registers

The base address for the ARM interrupt register is 0x7E00B000.

. . .

Hans-Wo

Hans-Wolfgang Loidl (Heriot-Watt Univ)

We need to enable interrupts by

- enabling the kind of interrupt we are interested in;
- globally enabling interrupts

The global switch ensures that disabling interrupts can be done in just one instruction.

But we still want more detailed control over different kinds of interrupts to treat them differently.

			HERIOT WATT
Hans-Wolfgang Loidl (Heriot-Watt Univ)	F28HS Hardware-Software Interface	Lec 7: Interrupt Handling	29 / 40

Interrupt Control Registers

We now define a structure for the **interrupt controller registers**, matching the table on the previous slide

```
/** @brief See Section 7.5 of the BCM2835 ARM Peripherals docu
    */
#define RPI_INTERRUPT_CONTROLLER_BASE
                                         ( PERIPHERAL_BASE + 0
    xB200)
/** @brief The interrupt controller memory mapped register set
    */
typedef struct {
    volatile uint32_t IRQ_basic_pending;
    volatile uint32_t IRQ_pending_1;
    volatile uint32_t IRQ_pending_2;
    volatile uint32_t FIQ_control;
    volatile uint32_t Enable_IRQs_1;
    volatile uint32_t Enable_IRQs_2;
    volatile uint32_t Enable_Basic_IRQs;
    volatile uint32_t Disable_IRQs_1;
    volatile uint32_t Disable_IRQs_2;
        tilo wint 32 + Disable Pasia TPOs
Hans-Wolfgang Loidl (Heriot-Watt Univ)
                                                 Lec 7: Interrupt Handling
                                                                 31/40
      ipi_irq_controlier_t;
```

Address	Name	Notes
offset ⁷		
0x200	IRQ basic pending	
0x204	IRQ pending 1	
0x208	IRQ pending 2	
0x20C	FIQ control	
0x210	Enable IRQs 1	
0x214	Enable IRQs 2	
0x218	Enable Basic IRQs	
0x21C	Disable IRQs 1	
0x220	Disable IRQs 2	
0x224	Disable Basic IRQs	

The interrupt controller on an ARM architecture, provides registers to control the behaviour of interrupt handling. We can use these registers

Auxiliary functions



HERIO WAT

30/40

The ARM Timer Peripheral

The ARM timer is in the basic interrupt set. To enable interrupts from the ARM Timer peripheral we set the relevant bit in the **Basic Interrupt enable register**:

/** @br:	ief Bits in the Enable_Basic_IRQs	register to enable
vari	ious interrupts.	
See	the BCM2835 ARM Peripherals manua	al, section 7.5 */
#define	RPI_BASIC_ARM_TIMER_IRQ	(1 << 0)
#define	RPI_BASIC_ARM_MAILBOX_IRQ	(1 << 1)
#define	RPI_BASIC_ARM_DOORBELL_0_IRQ	(1 << 2)
#define	RPI_BASIC_ARM_DOORBELL_1_IRQ	(1 << 3)
#define	RPI_BASIC_GPU_0_HALTED_IRQ	(1 << 4)
#define	RPI_BASIC_GPU_1_HALTED_IRQ	(1 << 5)
#define	RPI_BASIC_ACCESS_ERROR_1_IRQ	(1 << 6)
#define	RPI_BASIC_ACCESS_ERROR_0_IRQ	(1 << 7)

and in our main C code to enable the ARM Timer IRQ:

/* Enable the timer	interrupt IRQ */		
RPI_GetIrqController	()->Enable_Basic_IRQs =	:	OT
RPI_BASIC_ARM_TIM	IER_IRQ;		RSITY
Hans-Wolfgang LoidL (Heriot-Watt Liniv)	E28HS Hardware-Software Interface	Lec 7: Interrupt Handling	33/40

Accessing the ARM Timer Register

This code gets the current value of the ARM Timer:

```
rpi_arm_timer_t* RPI_GetArmTimer(void)
{
    return rpiArmTimer;
```

Before using the ARM Timer it also needs to be enabled. Again, we map the ARM Timer peripherals register set to a C struct to give us access to the registers:

Hans-Wolfgang Loidl (Heriot-Watt Univ)	F28HS Hardware-Software I	nterface	Lec 7: Inte	rrupt Handling	34 / 40
• • •					RSITY
<pre>#define RPI_ARMTIMER</pre>	_CTRL_DISABLE	(0	<< 7)		OT
#define RPI_ARMTIMER	_CTRL_ENABLE	(1	<< 7)		
/** @brief 0 : Timer	disabled - 1 : T	imer e	nabled *,	/	
<pre>#define RPI_ARMTIMER</pre>	_CTRL_INT_DISABLE	(0	<< 5)		
#define RPI_ARMTIMER	_CTRL_INT_ENABLE	(1	<< 5)		
enabled */	incerrupt disabi	eu – I	. IIIIIeI	Incerrup	L
(the Obriant O . Timor	interrunt disabl	od - 1	. Timor	interrupt	+
#define RPI_ARMTIMER	_CTRL_PRESCALE_25	6 (2	<< 2)		
<pre>#define RPI_ARMTIMER</pre>	_CTRL_PRESCALE_16	(1	<< 2)		
#define RPI_ARMTIMER	_CTRL_PRESCALE_1	(0	<< 2)		
#define RPI_ARMTIMER	_CTRL_23BIT	(1	<< 1)		
/** @brief 0 : 16-bi	t counters - 1 :	23-bit	counter	*/	
<pre>/** @brief See Secti #define RPI_ARMTIMER</pre>	on 14 of thed BCM _BASE (PER	2835 P IPHERA	eriphera L_BASE +	ls PDF */ 0xB400)	

ARM Timer setup

Then, we can setup the ARM Timer peripheral from the main C code with something like:

```
/* Setup the system timer interrupt */
/* Timer frequency = Clk/256 * 0x400 */
RPI_GetArmTimer()->Load = 0x400;
```

HERIOT WATT

Globally enable interrupts

We have now configured the ARM Timer and the Interrupt controller. We still need to globally globally enable interrupts, which needs some assembler code.



An LED control interrupt handler

Our interrupt handler should control an LED, as usual. Note that we need to clear the interrupt pending bit in the handler, to avoid immediately re-issuing an interrupt.



Kernel function

On a bare-metal system, the following wrapper code is needed to start the system:



39/40

Summary

- Interrupts trigger an exceptional control flow, to deal with special situations.
- Interrupts can occur at several levels:
 - hardware level, e.g. to report hardware faults
 - OS level, e.g. to switch control between processes
 - application level, e.g. to send signals within or between processes
- The concept is the same on all levels: execute a short sequence of code, to deal with the special situation.
- Depending on the source of the interrupt, execution will continue with the same, the next instruction or will be aborted.
- The mechanisms how to implement this behaviour are different: in software on application level, in hardware with jumps to entries in the interrupt vector table on hardware level HERIOT

WATT

²Complete bare-metal application: Valvers: Bare Metal Programming in C (Pt4) Hans-Wolfgang Loidl (Heriot-Watt Univ) Lec 7: Interrupt Handling 40/40